Static information storage and retrieval – Read/write circuit – Including reference or bias voltage generator
Patent
1999-03-01
2000-02-15
Nelms, David
Static information storage and retrieval
Read/write circuit
Including reference or bias voltage generator
36523006, 365226, G11C 1604
Patent
active
060260335
ABSTRACT:
A voltage generator circuit includes a first feedback transistor coupled between a supply voltage source and a first bias node, and a gate coupled to an output node. A first bias MOS transistor of a first conductivity type has a first signal terminal and a back-bias terminal coupled to the first bias node, and a gate and second signal terminal coupled to a tracking node. A second bias MOS transistor of a second conductivity type has a gate and a first signal terminal coupled to the tracking node, and a second signal terminal coupled to a second bias node. A second feedback transistor is coupled between the second bias node and a reference voltage source, and has a gate coupled to the output node. A first drive MOS transistor has a first signal terminal coupled to the supply voltage source, a gate coupled to the first bias node, and a second signal terminal coupled to the output node. A second drive MOS transistor has a first signal terminal coupled to the output node, a second signal terminal coupled to the reference voltage source, and a gate coupled to the second bias node.
REFERENCES:
patent: Re34290 (1993-06-01), Tobita
patent: 4663584 (1987-05-01), Okada et al.
patent: 4670706 (1987-06-01), Tobita
patent: 4788455 (1988-11-01), Mori et al.
patent: 4812735 (1989-03-01), Sawada et al.
patent: 4906914 (1990-03-01), Ohsawa
patent: 5008609 (1991-04-01), Fukiage
patent: 5369354 (1994-11-01), Mori
patent: 5455797 (1995-10-01), Etoh et al.
patent: 5610550 (1997-03-01), Furutani
patent: 5703475 (1997-12-01), Lee et al.
patent: 5717324 (1998-02-01), Tobita
patent: 5757225 (1998-05-01), Tobita
patent: 5787004 (1998-07-01), Duesman
Le Thong
Micro)n Technology, Inc.
Nelms David
LandOfFree
MOS transistor circuit and method for biasing a voltage generato does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS transistor circuit and method for biasing a voltage generato, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS transistor circuit and method for biasing a voltage generato will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1911225