MOS semiconductor memory device having sense control circuitry s

Static information storage and retrieval – Read/write circuit – Noise suppression

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365210, G11C 1134

Patent

active

050311530

ABSTRACT:
An MOS semiconductor memory device includes memory cell matrices. Each matrix is constituted with memory cells and noise cancellers. Each memory cell is connected, at an intersection between a pair of bit lines and a word line, between either one of the bit lines and the word line. The word line controls read and write operations of the memory cell. The noise canceller is connected, at an intersection between a pair of bit lines and a dummy word line, between either one of the bit lines and the dummy word line. The dummy word line enables the noise canceller. The memory cell matrices form groups of memory cells into which the cells are grouped in accordance wtih addresses. The dummy word line and the word line have substantially identical characteristics. The dummy word line possesses parasitic resistance and capacitance to delay by a first predetermined period of time a signal to enable the noise canceller. The memory device further includes sense amplifier circuits connected between the pair of bit lines of the memory cell matrices for amplifying a potential difference between the bit lines in response to an enable signal, and a sense control circuit connected to the dummy word lines and the sense amplifier circuits to be operative in a read or write operation of the memory cell for selectively enabling related sense amplifier circuits in response to a signal delayed by a dummy word line of selected ones of the memory cell matrices.

REFERENCES:
patent: 4086662 (1978-04-01), Itoh
patent: 4622655 (1986-11-01), Suzuki
patent: 4791616 (1988-12-01), Taguchi et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

MOS semiconductor memory device having sense control circuitry s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MOS semiconductor memory device having sense control circuitry s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS semiconductor memory device having sense control circuitry s will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-623536

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.