Electronic digital logic circuitry – Interface – Supply voltage level shifting
Patent
1998-12-14
2000-08-01
Santamauro, Jon
Electronic digital logic circuitry
Interface
Supply voltage level shifting
326 86, 327534, H03K 190185
Patent
active
060972173
ABSTRACT:
Either the power-supply potential or a ground potential is applied to a power-supply node through a switch. When a potential higher than the ground potential is applied to an output terminal while the power-supply node is connected to the ground-potential node, the potential of a back gate of a first PMOS transistor incorporated in an output section increases in accordance with the potential of the output terminal, due to a pn-junction provided between the drain and back gate of the first PMOS transistor. At this time, a second PMOS transistor whose source-drain path is connected between the back gate and gate of the first PMOS transistor is turned on, whereby the potential of the back gate of the first PMOS transistor is transferred to the gate thereof.
REFERENCES:
patent: 5004936 (1991-04-01), Andersen
patent: 5144165 (1992-09-01), Dhong et al.
patent: 5381061 (1995-01-01), Davis et al.
patent: 5396128 (1995-03-01), Dunning et al.
patent: 5406140 (1995-04-01), Wert et al.
patent: 5442307 (1995-08-01), Shigehara et al.
patent: 5450025 (1995-09-01), Shay
patent: 5570043 (1996-10-01), Churchill
patent: 5661414 (1997-08-01), Shigehara et al.
Kinugasa Masanori
Shigehara Hiroshi
Kabushiki Kaisha Toshiba
Santamauro Jon
LandOfFree
MOS output buffer with overvoltage protection circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS output buffer with overvoltage protection circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS output buffer with overvoltage protection circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-667542