Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2007-10-16
2009-08-25
Chang, Daniel D (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C327S381000
Reexamination Certificate
active
07579862
ABSTRACT:
A system and method to correct or cancel MOS linear region impedance curvature employing an analog solution to trim out the MOS linear region impedance curvature while accommodating PVT spreads in values of internal or external precision resistors. The linear region curvature correction may be obtained by using two MOS transistors in the pad driver/buffer and operating the transistors so as to proportionately increase output impedance of one of them when the output impedance of the other decreases, and vice versa. A linear pad impedance may be maintained over a range of Vpad values, while also maintaining the Vgs supplied to pad driver transistors at its maximum possible value to obtain greater linearity. The approach of the present disclosure relaxes the requirements on the voltage/current references used in the MOS pad drivers and makes tight impedance control possible, especially in a situation where the MOS fabrication process (typically all currently used processes) does not have available an internal precision resistor with a reasonably well controlled value.
REFERENCES:
patent: 5021684 (1991-06-01), Ahuja et al.
patent: 5134311 (1992-07-01), Biber et al.
patent: 5396028 (1995-03-01), Tomassetti
patent: 5568062 (1996-10-01), Kaplinsky
patent: 6137273 (2000-10-01), Bales et al.
patent: 6181170 (2001-01-01), Koifman
patent: 6301322 (2001-10-01), Manning
patent: 6466081 (2002-10-01), Eker
patent: 6470054 (2002-10-01), Boudry et al.
patent: 6504397 (2003-01-01), Hart et al.
patent: 6509765 (2003-01-01), Drost
patent: 6573790 (2003-06-01), Steensgaard-Madsen
patent: 6577154 (2003-06-01), Fifield et al.
patent: 2002/0089351 (2002-07-01), Stockstad
patent: 2002/0180479 (2002-12-01), Chang
patent: 2003/0062920 (2003-04-01), Radhakrishnan
Chang Daniel D
Day Jones
Micro)n Technology, Inc.
Pencoske Edward L.
LandOfFree
MOS linear region impedance curvature correction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS linear region impedance curvature correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS linear region impedance curvature correction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4140443