Fishing – trapping – and vermin destroying
Patent
1996-09-27
1997-11-25
Niebling, John
Fishing, trapping, and vermin destroying
437 29, 437 40, 437 46, 437200, H01L 21265
Patent
active
056912129
ABSTRACT:
This invention describes a new method for forming self-aligned silicide for application in MOSFET, and a new structure of MOSFET device featuring elevated source and drain, with the objectives of reducing silicide penetration into the source and drain junctions, of eliminating junction spikes, of obtaining smoother interface between the silicide and the silicon substrate, and of reducing the chance of bridging of the silicides on the gate and on the source and drain. The new structure is made by depositing an amorphous layer of silicon on a silicon substrate already patterned with field oxide, gate oxide, polysilicon gate, and silicon nitride spacer on the gate sidewalls. Novel oxide sidewall spacers are then created by first implanting nitrogen into the horizontal surface of the amorphous silicon layer and subsequently thermally oxidizing the part of the amorphous silicon on the vertical sidewalls that is not exposed to nitrogen implantation. A dopant implantation followed by an annealing at 600.degree. C. in nitrogen converts the deposited silicon layer into elevated source and drains. A refractory metal, such as titanium is then deposited over the substrate and, upon rapid thermal annealing, reacts with the elevated source and drain polysilicon to form silicide without consuming the substrate silicon, and without ill effect on the source/drain junctions in the single crystalline silicon. The chance of silicide bridging is greatly reduced due to the special geometry of the novel sidewall oxide spacers.
REFERENCES:
patent: 4885259 (1989-12-01), Osinski et al.
patent: 4978629 (1990-12-01), Komori et al.
patent: 5322809 (1994-06-01), Moslehi
patent: 5398687 (1995-03-01), Liang
patent: 5407847 (1995-04-01), Hayden et al.
patent: 5409853 (1995-04-01), Yu
patent: 5459101 (1995-10-01), Fujii et al.
patent: 5468662 (1995-11-01), Hauemann
patent: 5510296 (1996-04-01), Yen et al.
patent: 5585295 (1996-12-01), Wu
patent: 5620912 (1997-04-01), Hwang et al.
Hsu Shun-Liang
Tsai Chaochieh
Ackerman Stephen B.
Mulpuri S.
Niebling John
Saile George O.
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
MOS device structure and integration method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS device structure and integration method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS device structure and integration method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2106183