Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Fluid growth from gaseous state combined with preceding...
Patent
1991-05-24
1999-08-10
Dang, Thi
Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
Fluid growth from gaseous state combined with preceding...
438569, 438796, H01L 2100
Patent
active
059373180
ABSTRACT:
A monocrystalline monolith contains a 3-D array of interconnected lattice-matched devices (which may be of one kind exclusively, or that kind in combination with one or more other kinds) performing digital, analog, image-processing, or neural-network functions, singly or in combination. Localized inclusions of lattice-matched metal and (or) insulator can exist in the monolith, but monolith-wide layers of insulator are avoided. The devices may be self-isolated, junction-isolated, or insulator-isolated, and may include but not be limited to MOSFETs, BJTs, JFETs, MFETs, CCDs, resistors, and capacitors. The monolith is fabricated in a single apparatus using a process such as MBE or sputter epitaxy executed in a continuous or quasicontinuous manner under automatic control, and supplanting hundreds of discrete steps with handling and storage steps interpolated. "Writing" on the growing crystal is done during crystal growth by methods that may include but not be limited to ion beams, laser beams, patterned light exposures, and physical masks. The interior volume of the fabrication apparatus is far cleaner and more highly controlled than that of a clean room. The apparatus is highly, replicated and is amenable to mass production. The product has unprecedented volumetric function density, and high performance stems from short signal paths, low parasitic loading, and 3-D architecture. High reliability stems from contamination-free fabrication, small signal-arrival skew, and generous noise margins. Economy stems from mass-produced factory apparatus, automatic IC manufacture, and high IC yield. Among the IC products are fast and efficient memories with equally fast and efficient error-correction abilities, crosstalk-free operational amplifiers, and highly paralleled and copiously interconnected neural networks.
REFERENCES:
patent: 3420719 (1969-01-01), Potts
patent: 4489478 (1984-12-01), Sakurai
patent: 4498226 (1985-02-01), Inoue et al.
patent: 4596604 (1986-06-01), Akiyama et al.
patent: 4717681 (1988-01-01), Curran
patent: 4839312 (1989-06-01), Ovshinsky et al.
patent: 4843031 (1989-06-01), Ban et al.
patent: 4933299 (1990-06-01), Durose
patent: 4951601 (1990-08-01), Maydun et al.
patent: 4954852 (1990-09-01), Lemnios
patent: 4962057 (1990-10-01), Epler et al.
patent: 4994402 (1991-02-01), Chiu
patent: 5032538 (1991-07-01), Bozler et al.
D.J. Ehrlich, et al. "Submicrometer patterning by projected excimer-laser-beam induced chemistry" J. Vac. Sci Tech. B 3 (1), Jan Feb 1985 pp. 1-8.
G.K. Wehner et al, "Substituting low energy (<30 eV) ion bombardment for elevated temperature in silicon epitaxy" J. Appl. Phys 64 (12) Dec. 15, 1988 pp. 6754-6760.
Wolf & Tauber Silicon Processing For The VLSI ERA vol. 1: Process Technology, Lattice Press; Sunset Beach, CA (1986).
J.H. Douglas, "The Route to 3-D Chips", High Technology Sep. 1983 pp. 55-59.
IBM, TPB vol. 33 #9 Feb. 1991, "Debris Elimination Following Laser Etching".
Kawasaki, et al "Ultraviolet Laser Ablation of a Silicon Wafer" Mat. Res. Soc. Symp Proc. vol. 129 (1989) pp. 371-374.
C.W. Tu, et al "Summary Abstract: Excimer-laser-modified MBE and OMBE of (A1) 6aAs on (Ca,Sr)F.sub.2 /6aAs and 6aAs substrates," J. Vac. Sci. Technology B6, (2) Mar./Apr. 1988 p. 607.
"Application of Focused Ion Beam Technology to Maskless Ion Implantation in a Molecular Beam Epitaxy Grown GaAs or AlGaAs Epitaxial Layer for Three-Dimensional Pattern Doping Crystal Growth", Miyauchi & Hashimoto, J. Vac. Sci. Technology A4 3, May/Jun. 1986, pp. 933-938.
"A GaAs Gate Heterojunction FET", Solomon, Knoedler & Wright, IEEE Electron Device Letters, vol. EDL-5, No. 9, Sep., 1984, pp. 379-381.
"Transistor Action in Si/CoSI2 Heterostructures", Hensel, Levi, Tung & Gibson, Appl. Phys. Lett., vol. 47, No. 2, Jul. 15, 1985, pp. 151-153.
"Double Heteroepitzxy in the Si(111)/CoSi2/Si Structure", Saitoh, Ishiwara & Furukawa, APL, Vo. 37, Jul. 15, 1980.
"Purposes of Three-Dimenstional Circuits", Terao & Van de Wiele, IEEE, Nov. 1987, pp. 31-33.
"Three-Dimensional VLSI: A Case Study", Rosenberg, Journal of Association for Computing Machinery, vol. 30, No. 3, Jul., 1983, p. 397.
"Artificial Neural Networks", Hopfield, IEEE, Sep., 1988, pp. 3-10.
"BJT-MOSFET Transductance Comparisons", Warner, Jr. & Schrimpf, IEEE Transactions on Electron Devices, vol. ED-34, No. 5, Part 1 May, 1987.
"Overview of Dry Wafer Cleaning Processes", Ruzyllo, Chapter 5, "Handbook of Silicon Wafer Cleaning Technology", Noyes Publications, 1993, p. 3.
Schrimpf Ronald D.
Tuszynski Alfons
Warner, Jr. Raymond M.
Dang Thi
Jaeger Hugh D.
LandOfFree
Monocrystalline three-dimensional integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Monocrystalline three-dimensional integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Monocrystalline three-dimensional integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1130296