Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-03-08
2008-12-02
Iqbal, Nadeem (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
07461299
ABSTRACT:
Provided are a method, system and program for buffering writes to an Input/Output (I/O) device in a cache. Writes to an Input/Output (I/O) device are buffered in a cache. Information on the buffered writes are communicated to a monitor component enabling identification of the buffered writes in the cache. A system failure is detected. The monitor component determines from the information on the buffered writes buffered in the cache that have not been transferred to the I/O device in response to the system failure. The monitor component causes the transfer of the determined writes to the I/O device.
REFERENCES:
patent: 6622206 (2003-09-01), Kanamaru et al.
patent: 6681292 (2004-01-01), Creta et al.
patent: 6907512 (2005-06-01), Hill et al.
patent: 7290115 (2007-10-01), Hill et al.
Vmware, Inc., “Virtualization Overview”,White Paper, 2005, pp. 1-10.
Rothman Michael A.
Zimmer Vincent J.
Intel Corporation
Iqbal Nadeem
Konrad Raynes & Victor LLP
Victor David W.
LandOfFree
Monitoring writes to cache as part of system error handling does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Monitoring writes to cache as part of system error handling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Monitoring writes to cache as part of system error handling will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4043652