Module-configurable full-chip power profiler

Details Module-configurable full-chip power profiler Module-configurable full-chip power profiler

1998-04-24

2000-09-26

Assouad, Patrick

Data processing: measuring, calibrating, or testing

Measurement system in a specific environment

Electrical signal parameter measurement system

703 22, G06F 100

Patent

active

061253340

ABSTRACT:
A method for determining the power consumption, resulting from execution of a block of code, of an integrated circuit that includes a processor module and one or more other circuit modules. The method involves the steps of, first, providing a set of average current values for each of said modules, for a predetermined plurality of sets of conditions based on predetermined sets of signal line states associated with said module, for each instruction in the instruction set of said processor module, said sets of conditions being selected for dominant power consumption effect on the module. For each module, for each instruction in a block of code to be executed on said processor module, a set of signal line states is generated, associated with said module, for each processor cycle, in sequence. The generated set of signal line states are then tested for said set of conditions. One of said average current values is assigned for each condition so tested that is met. Finally, the running total of said average current values so met is accumulated for each such processor cycle. The average current values can be translated for different frequencies and supply voltages. Also, average current can be converted to average power consumption.

REFERENCES:
patent: 5535370 (1996-07-01), Raman et al.
patent: 5557557 (1996-09-01), Frantz et al.
patent: 5754435 (1998-05-01), Sato
patent: 5913052 (1999-06-01), Beatty et al.
patent: 5930147 (1999-07-01), Takei
patent: 5941991 (1999-08-01), Kageshima
patent: 5949689 (1999-09-01), Olson et al.
patent: 6002878 (1999-12-01), Gehman et al.
Tiwari et al., "Instruction Level Power Analysis and Optimization of Software", IEEE, Jul. 1995.
Mehta et al., "Instruction Level Power Profiling", IEEE, Mar. 1996.
Lee et al., "Power Analysis and Low-Power Scheduling Techniques for Embedded DSP Software", IEEE, May 1995.
Mike Tien-Chien Lee, Tiwari, Sharad Malik and Masahiro Fujito, "Power Analysis and Minimization Techniques for Embedded DSP Software," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 5, No. 1, Mar. 1997.
Toshinori Sato, Masato Nagamatsu, Haruyuki Tago, "Power and Performance Simulator: ESP and its Application for 100MIPS/W Class RISC Design," IEEE Symposium on Low Power Electronics 1994.
Paul E. Landman and Jan M. Rabaey, "Activity-Sensitive Architectural Power Analysis," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Volumes, vol. 15, No. 6, Jun. 1996.
Vivek Tiwari, et al. "Power Analysis of Embedded Sotware: A First Step Towards Software Power Minimization," IEEE Trans. on VLSI Systs., vol. 2, No. 4, Dec. 1994.
Hirotsugu Kojima, et al., "Power Analysis of a Programmable DSP for Architecture/Program Optimization", ICSPAT Conf. 1995.
T. Sato, et al., "Evaluation of Architecture-Level Power Estimation for CMOS RISC Processors," 1995 IEEE Symposium on Low Power Electronics.

Affiliated with

Also associated with

Rating

Module-configurable full-chip power profiler does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Module-configurable full-chip power profiler, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Module-configurable full-chip power profiler will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2108240