Module array

Details Module array Module array

2000-05-25

2004-03-30

Myers, Paul R. (Department: 2181)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Protocol

C710S107000, C711S005000, C711S173000, C365S030000

Reexamination Certificate

active

06715014

ABSTRACT:

FIELD OF THE INVENTION
This invention relates generally to backplanes in computers and other electronic devices and more particularly to memory backplanes that use memory modules.
BACKGROUND OF THE INVENTION
Many electronic devices, such as computers, use arrays of memory modules inserted into sockets along a backplane to store digital information. Two common types of memory modules are SIMMs (Single Inline Memory Modules) and DIMMs (Dual Inline Memory Modules). Memory modules tend to use less board space and are more compact than some memory-mounting arrangements. These modules also allow memory capacity to be increased by replacing modules or inserting additional modules.
Unfortunately, some ways of connecting signals to an array of memory modules can cause signal integrity problems. For example, if a “comb topology” is used as shown in
FIG. 1
, then the wavefront of the signal driven to the memory modules degrades at each junction. This causes the signal at the last memory modules to have signal characteristics similar to those shown in the shape shown in FIG.
2
. The ripples and bumps shown on the rising and falling edges of the waveform in
FIG. 2
are problematic. These non-ideal edges are particularly problematic for source synchronous systems, such as DDR (double data rate synchronous) DRAM. In a source synchronous system, the non-ideal edges can lead to false latching of signals. Furthermore, each module of the comb topology receives the driven signal with a different propagation delay. This has the effect of reducing timing budgets. Finally, each module of the comb topology has receives a different shaped signal and this makes analysis and verification of the electrical properties of the array of memory modules more difficult.
Accordingly, there is a need in the art for a memory module array design that helps optimize the signal characteristics of signals received by each module in the array and also helps optimize the cost of implementing the memory module array.
SUMMARY OF THE INVENTION
A preferred embodiment of the invention utilizes a hybrid topology that helps improve the signal characteristics of signals received by industry standard open stub memory modules or other types of modules. A memory or other module array according to the invention includes a lead-in transmission line from a driving source. The lead-in transmission line ends with a series impedance between the lead-in transmission line and a star node. The star node has a terminating impedance between it and a termination voltage. At least two branch transmission lines diverge from the star node. Modules connect to the branch transmission lines in a comb topology.


REFERENCES:
patent: 5260892 (1993-11-01), Testa
patent: 5467455 (1995-11-01), Gay et al.
patent: 6026456 (2000-02-01), Ilkbahar
patent: 6122695 (2000-09-01), Cronin
patent: 6154047 (2000-11-01), Taguchi
patent: 6184730 (2001-02-01), Kwong et al.
patent: 6184737 (2001-02-01), Taguchi
patent: 6229335 (2001-05-01), Huang et al.
patent: 6297663 (2001-10-01), Matsuoka et al.
patent: 6308232 (2001-10-01), Gasbarro
patent: 6317465 (2001-11-01), Akamatsu et al.
patent: 6323673 (2001-11-01), Starr
patent: 6357018 (2002-03-01), Stuewe et al.
patent: 6362996 (2002-03-01), Chang
patent: 6480030 (2002-11-01), Taguchi
patent: WO 97/15012 (1997-04-01), None

Affiliated with

Also associated with

Rating

Module array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Module array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Module array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3279404