Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Patent
1997-11-17
1999-02-09
Niebling, John F.
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
438110, 438111, 438113, H01L 2144, H01L 2148, H01L 2150
Patent
active
058693530
ABSTRACT:
A method of making chip stacks begins with the formation of a plurality of panels having apertures therein and conductive pads on opposite sides thereof. Solder paste is deposited on the conductive pads prior to mounting plastic packaged IC chips within each of the apertures in each of the panels so that opposite leads thereof reside on the conductive pads at opposite sides of the apertures. The plural panels are then assembled into a stack, such as by use of a tooling jig which aligns the various panels and holds them together in compressed fashion. The assembled panel stack is heated so that the solder paste solders the leads of the packaged chips to the conductive pads and interfacing conductive pads of adjacent panels together, to form a panel stack comprised of a plurality of chip package stacks. Following cleaning of the panel stack to remove solder flux residue, the individual chip package stacks are separated from the panel stack by cutting and breaking the stack. Score lines across a topmost panel and transverse slots within remaining panels therebelow result in the formation of strips of chip package stacks when longitudinal cuts are made through the panel stack. The remaining portions of the uppermost panel within such strips are then snapped along the score lines thereof to separate the individual chip package stacks from the strips.
REFERENCES:
patent: 4956694 (1990-09-01), Eide
patent: 5313096 (1994-05-01), Eide
patent: 5466634 (1995-11-01), Beilstein, Jr. et al.
patent: 5612570 (1997-03-01), Eide et al.
Ghandhi, Sorab K., VLSI Fabrication, John Wiley & Sons, Inc. p. 641, 1994.
Calkins Mark Chandler
Forthun John Arthur
Isaak Harlan Ruben
Levy Aaron Uri
Mearig Joel Andrew
Dense-Pac Microsystems, Inc.
Jones Josetta I.
Niebling John F.
Scherlacher John P.
LandOfFree
Modular panel stacking process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modular panel stacking process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modular panel stacking process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1948011