Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2007-10-31
2011-11-08
Mai, Tan V (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
08055696
ABSTRACT:
Provided are a modular multiplication method with an improved arithmetic operation, a modular multiplier and a cryptograph calculating system having the modular multiplier. The modular multiplication method comprises performing a first arithmetic operation including a first multiplication on a first bit string of a multiplicand and a first bit string of a multiplier and a first reduction for eliminating partial bits of the first multiplication result, performing a second arithmetic operation including a second multiplication on a second bit string of the multiplicand and a second bit string of the multiplier and a second reduction for eliminating partial bits of the second multiplication result, and calculating a modular multiplication result using the result of the first arithmetic operation and the result of the second arithmetic result. The first arithmetic operation and the second arithmetic operation are independently performed.
REFERENCES:
patent: 4346451 (1982-08-01), Katayama
patent: 5572454 (1996-11-01), Lee et al.
patent: 2003/0135530 (2003-07-01), Parthasarathy et al.
patent: 08-263315 (1996-10-01), None
patent: 1995-0015177 (1995-12-01), None
“A New Modular Reduction Algorithm for Fast Exponentiation”, Jae-cheol Ha, Chang-soon Lee, Sang-jae Moon; Korea Institute of Information Security & Cryptology General Studies Conference Collection of Papers vol. 6. No. 1, Nov. 30, 1996.
“A New Modular Reduction Algorithm for Fast Exponentiation”, Jae-cheol Ha, Chang-soon Lee, Sang-jae Moon; Korea Institute of Information Security & Cryptology General Studies Conference Collection of Papers vol. 6. No. 1.
SPA-Resistant Unsigned Left-to —Right Recoding Method, Sung-kyoung Kim, Dong-Guk Han, Ho Won Kim, Kyo Il Chung, Jongin Lim, Graduate School of Information Management and Security, Korea University, Electronics and Telecommunications Research Institute, Feb. 2007.
Baek Yoo-jin
Gokay Saldamli
Harness & Dickey & Pierce P.L.C.
Mai Tan V
Samsung Electronics Co,. Ltd.
LandOfFree
Modular multiplication method, modular multiplier and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modular multiplication method, modular multiplier and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modular multiplication method, modular multiplier and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4255139