Modular and scalable system bus structure

Details Modular and scalable system bus structure Modular and scalable system bus structure

2005-07-05

2005-07-05

Vo, Tim (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S317000, C710S316000, C710S306000, C710S244000

Reexamination Certificate

active

06915369

ABSTRACT:
A high-bandwidth data transfer apparatus that is suitable for modular and scalable processing systems is disclosed. In one embodiment, the data transfer apparatus includes a local bus between each of several processing devices and associated memory modules. The local busses are each coupled to a cross-bus through a bus bridge that consists of multiplexers to steer address and data signals from a local bus along the cross-bus to another local bus. The multiplexer structure of the bridges allows the cross-bus to be dynamically divided into segments in any suitable manner to support multiple concurrent links over the cross-bus. A controller is provided to set the multiplexers in accordance with transfer requests that it receives from the various processing devices. The transfer requests may be of various types such as: single transfer, block transfer, and/or message transfer. The controller may include a request queue for each type of transfer request. The controller may also include a direct memory access controller (DMA) for facilitating the block transfers, and may further include an interrupt controller for notifying the processing devices of various events such as: receipt of a message transfer request, completion of block transfer, and/or memory protection violation. The data transfer apparatus may include a processor interface port for each processor. The ports may be configured to enforce programmable memory protection settings. When applied to multimedia systems with a microcontroller, one or more digital signal processors, and one or more hardware accelerators, this data transfer apparatus is expected to provide a substantial increase in processing capabilities.

REFERENCES:
patent: 5581767 (1996-12-01), Katsuki et al.
patent: 5815457 (1998-09-01), Pascucci
patent: 5890003 (1999-03-01), Cutts et al.
patent: 5987576 (1999-11-01), Johnson et al.
patent: 6092141 (2000-07-01), Lange
patent: 6125429 (2000-09-01), Goodwin et al.
patent: 6141718 (2000-10-01), Garnett et al.
patent: 6148356 (2000-11-01), Archer et al.
patent: 6263393 (2001-07-01), Funaya et al.
patent: 6275891 (2001-08-01), Dao et al.
patent: 6298384 (2001-10-01), Sudo et al.
patent: 2002/0002662 (2002-01-01), Olarig et al.
patent: 2002/0091905 (2002-07-01), Geiger et al.
patent: 2002/0161965 (2002-10-01), Ryan

Affiliated with

Also associated with

Rating

Modular and scalable system bus structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Modular and scalable system bus structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modular and scalable system bus structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3430124