Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2008-06-17
2011-12-27
Culbert, Roberts (Department: 1716)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S717000, C216S047000
Reexamination Certificate
active
08084366
ABSTRACT:
A method of making a device includes forming a device layer, forming an organic hard mask layer over the device layer, forming a first oxide hard mask layer over the organic hard mask layer, forming a DARC layer over the first oxide hard mask layer, forming a photoresist layer over the DARC layer, patterning the photoresist layer to form a photoresist pattern, and transferring the photoresist pattern to the device layer using the DARC layer, the first oxide hard mask layer and the organic hard mask layer.
REFERENCES:
patent: 5915167 (1999-06-01), Leedy
patent: 6853049 (2005-02-01), Herner
patent: 6875664 (2005-04-01), Huang et al.
patent: 6946719 (2005-09-01), Petti et al.
patent: 6952030 (2005-10-01), Herner et al.
patent: 2004/0192060 (2004-09-01), Stegamann et al.
patent: 2005/0052915 (2005-03-01), Herner et al.
patent: 2005/0226067 (2005-10-01), Herner et al.
patent: 2006/0046483 (2006-03-01), Abatchev et al.
patent: 2006/0250836 (2006-11-01), Herner et al.
patent: 2006/0250837 (2006-11-01), Herner et al.
patent: 2006/0286486 (2006-12-01), Huang
patent: 2007/0072360 (2007-03-01), Kumar et al.
patent: 2007/0082482 (2007-04-01), Lee
patent: 2007/0164309 (2007-07-01), Kumar et al.
patent: 2008/0013364 (2008-01-01), Kumar et al.
patent: 2008/0057733 (2008-03-01), Chung et al.
patent: WO 03/007344 (2003-01-01), None
patent: WO 03007344 (2003-01-01), None
patent: WO 2007/103343 (2007-09-01), None
patent: WO 2007103343 (2007-09-01), None
International Bureau of WIPO. International Preliminary Report on Patentability, Intl. Application PCT/US09/39119. Oct. 21, 2010. 11 pages.
U.S. Appl. No. 11/864,205, filed Sep. 28, 2007, Yung-Tin Chen et al.
U.S. Appl. No. 11/819,595, filed Jun. 28, 2007, Kumar.
U.S. Appl. No. 11/864,532, filed Sep. 28, 2007, Maxwell.
U.S. Appl. No. 12/222,293, filed Aug. 6, 2008, Chan.
Ryoung-han Kim et al., “Double Exposure Using 193nm Negative Tone Photoresist”, 2007, SPIE 6520-95, 8 pgs.
Hiroki Nakamura et al., “Contact Hole Formation by Multiple Exposure Technique in Ultra-low k1Lithography”, Optical Microlithography XVII, Proceedings of SPIE, vol. 5377, Feb. 24-27, 2004, pp. 255-263.
Hiroki Nakamura et al, “Low k1Contact Hole Formation by Double Line and Space Formation Method with Contact Hole Mask and Dipole Illumination”, Japanese Journal of Applied Physics, vol. 45, No. 6B, 2006, pp. 5409-5417.
International Search Report and Written Opinion mailed Sep. 1, 2009, received in corresponding International Application No. PCT/US2009/039119 (16 pgs.).
Chan Michael
Raghuram Usha
Culbert Roberts
SanDisk 3D LLC
The Marbury Law Group PLLC
LandOfFree
Modified DARC stack for resist patterning does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modified DARC stack for resist patterning, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modified DARC stack for resist patterning will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4263825