Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1999-05-19
2000-09-19
Hardy, David
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438665, 438597, 438618, 438620, 438238, 438239, 438381, 438382, H01L 2144
Patent
active
061211354
ABSTRACT:
A new method of forming a butted contact and a buried contact having low contact resistance in the fabrication of integrated circuits is described. A first layer of polysilicon is deposited over a gate silicon oxide layer over the surface of a semiconductor substrate. The first polysilicon and gate oxide layers are etched away to provide an opening to the substrate. A second polysilicon layer is deposited over the first polysilicon layer and the substrate within the opening and doped whereby the buried contact junction is formed in the substrate underlying the doped second polysilicon layer. The second polysilicon layer is planarized. The first and second polysilicon layers are etched away to provide an opening overlying a portion of the buried contact junction wherein a trench is etched into the substrate where the substrate is not covered by the gate oxide layer. An oxide layer is deposited over the second polysilicon layer and within the trench. The oxide layer is etched away wherein the trench and a portion of the second polysilicon layer overlying the buried contact junction and adjacent to the trench are exposed and whereby the oxide is removed from the trench. A third polysilicon layer is deposited over the oxide layer and the second polysilicon layer and the trench exposed within the opening. The third polysilicon layer is patterned to form a butted contact with the second polysilicon layer exposed within the opening.
REFERENCES:
patent: 5340774 (1994-08-01), Yen
patent: 5550085 (1996-08-01), Liu
patent: 5652152 (1997-07-01), Pan et al.
patent: 5716881 (1998-02-01), Liang et al.
patent: 5721146 (1998-02-01), Liaw et al.
patent: 5780331 (1998-07-01), Liaw et al.
patent: 5827764 (1998-10-01), Liaw et al.
patent: 5972759 (1999-10-01), Liaw
patent: 6001674 (1999-12-01), Wu
patent: 6057198 (2000-05-01), Manning
patent: 6071798 (2000-06-01), Yaung et al.
Chan Lap
Siew Yong Kong
Chartered Semiconductor Manufacturing Ltd.
Hardy David
Pike Rosemary L. S.
Richards N. Drew
Saile George O.
LandOfFree
Modified buried contact process for IC device fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modified buried contact process for IC device fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modified buried contact process for IC device fabrication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1072623