Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2011-04-12
2011-04-12
Zaman, Faisal M (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S260000, C711S147000, C711S152000
Reexamination Certificate
active
07925815
ABSTRACT:
Methods and systems for processing more securely. More specifically, embodiments provide effective and efficient mechanisms for reducing APIC interference with accesses to SMRAM, where processor and/or northbridge modifications implementing these mechanisms effectively reduce APIC attacks and increase the security of proprietary, confidential or otherwise secure data stored in SMRAM.
REFERENCES:
patent: 5627962 (1997-05-01), Goodrum et al.
patent: 5638532 (1997-06-01), Frame et al.
patent: 5682509 (1997-10-01), Kabenjian
patent: 5805880 (1998-09-01), Pearce et al.
patent: 5809314 (1998-09-01), Carmean et al.
patent: 5857116 (1999-01-01), Ayash et al.
patent: 5867642 (1999-02-01), Vivio et al.
patent: 5909696 (1999-06-01), Reinhardt et al.
patent: 5913058 (1999-06-01), Bonola
patent: 6026472 (2000-02-01), James et al.
patent: 6125450 (2000-09-01), Kardach
patent: 6175890 (2001-01-01), Yamaura
patent: 6192455 (2001-02-01), Bogin et al.
patent: 6339808 (2002-01-01), Hewitt et al.
patent: 6378022 (2002-04-01), Moyer et al.
patent: 6381682 (2002-04-01), Noel et al.
patent: 6453278 (2002-09-01), Favor et al.
patent: 6658515 (2003-12-01), Larson et al.
patent: 6694401 (2004-02-01), Nalawadi et al.
patent: 6725289 (2004-04-01), Waldspurger et al.
patent: 6751679 (2004-06-01), Arndt et al.
patent: 6775728 (2004-08-01), Zimmer et al.
patent: 6871328 (2005-03-01), Fung et al.
patent: 7130951 (2006-10-01), Christie et al.
patent: 7149854 (2006-12-01), Weber et al.
patent: 7216189 (2007-05-01), Berlin
patent: 7269678 (2007-09-01), Nishimura
patent: 7418584 (2008-08-01), Klaiber et al.
patent: 7426657 (2008-09-01), Zorek et al.
patent: 7457903 (2008-11-01), Purdham et al.
patent: 7464211 (2008-12-01), Shah
patent: 7496966 (2009-02-01), McGrath et al.
patent: 7525679 (2009-04-01), Taylor et al.
patent: 7610426 (2009-10-01), Dunn
patent: 7797555 (2010-09-01), Zmudzinski et al.
patent: 2001/0052056 (2001-12-01), Acton et al.
patent: 2003/0028781 (2003-02-01), Strongin
patent: 2003/0084256 (2003-05-01), McKee
patent: 2003/0126349 (2003-07-01), Nalawadi et al.
patent: 2004/0117562 (2004-06-01), Wu et al.
patent: 2004/0123090 (2004-06-01), Zimmer et al.
patent: 2005/0097384 (2005-05-01), Uehara et al.
patent: 2005/0182879 (2005-08-01), Vu
patent: 2006/0277356 (2006-12-01), Speier et al.
patent: 2007/0186023 (2007-08-01), Ho
patent: 2008/0114916 (2008-05-01), Hummel et al.
patent: 2008/0222365 (2008-09-01), Szewerenko et al.
patent: 2009/0144510 (2009-06-01), Wibling et al.
patent: 2010/0122077 (2010-05-01), Durham
patent: 2010/0169631 (2010-07-01), Yao et al.
patent: 4342220 (1994-06-01), None
patent: 617364 (1994-09-01), None
patent: 1357454 (2003-10-01), None
patent: 2259166 (1993-03-01), None
patent: 06095769 (1994-04-01), None
patent: 2005128591 (2005-05-01), None
patent: WO 9918511 (1999-04-01), None
Duflot et al., “Using CPU System Management Mode to Circumvent Operating System Security Functions”, Apr. 20, 2006, LRI, Universite de Paris Sud, pp. 1-15, retrieved from the Internet on May 7, 2008 at http://www.ssi.gouv.fr/fr/sciences/fichiers/Iti/cansecwest2006-duflot-paper.pdf.
“MultiProcessor Specification”, Version 1.4, May 1997, Intel Corporation, p. 3-12.
Sriprasad et al., “Dynamic Software Reconfiguration Using System-Level Management,” Nov. 5-9, 1995, IEEE, 14thDigital Avionics Systems Conference, pp. 336-341.
Liu et al., “Application research of trusted computing platform in electric power information system,” May 30-31, 2010, IEEE, 2010 2ndInternational Conference on Networking and Digital Society (ICNDS), vol. 1, pp. 212-215.
Azab et al., “HyperSentry: Enabling Stealthy In-context Measurement of Hypervisor Integrity”, Oct. 4-8, 2010, ACM, 17thACM Conference on Computer and Communications Security, pp. 38-49.
Gardner et al., “Detecting Code Alteration by Creating a Temporary Memory Bottleneck,” Dec. 2009, IEEE, IEEE Transactions on Information Forensics and Security, vol. 4, No. 4, pp. 638-650.
Notice of Allowance Dated Feb. 27, 2009; U.S. Appl. No. 11/644,244.
Non Final OA Dated Sep. 29, 2008; U.S. Appl. No. 11/644,244.
Final Office Action Dated Dec. 8, 2009; U.S. Appl. No. 11/479,486.
Notice of Allowance, Mail Date Jun. 22, 2009; U.S. Appl. No. 11/644,224.
Non Final Office Action, Mail Date Jul. 21, 2009, U.S. Appl. No. 11/479,486.
Non-Final Office Action Dated May 4, 2010; U.S. Appl. No. 11/479,486.
Office Action dated Oct. 14, 2010, U.S. Appl. No. 11/479,486.
LandOfFree
Modifications to increase computer system security does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modifications to increase computer system security, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modifications to increase computer system security will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2739303