Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-11-21
2006-11-21
Lin, Sun James (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07139988
ABSTRACT:
A computer program (100, 200) encoded in a computer-programmable medium, and for causing a computer to perform circuit design. The code causes the computer to perform a set of steps. The steps comprise describing a first set of circuitry and describing a second set of circuitry. The steps also comprise describing a digital signal for passing from the first set of circuitry to the second set of circuitry and detecting (230) transitions of the digital signal with respect to a timing constraint (240) of at least a portion of the second set of circuitry. Lastly, the steps comprise, responsive to detecting metastability with respect to timing of a transition of the digital signal relative to the timing constraint of at least a portion of the second set of circuitry, forcing (160) the digital signal to a random value and passing the random value to the second set of circuitry.
REFERENCES:
patent: 2005/0268265 (2005-12-01), Ly et al.
Ly et al., “Formally Verifying Clock Domain Crossing Jitter Using Assertion-Based Verification”, Feb. 2004, DVcon, 5 pages.
Kwok et al., “Using Assertion-Based Verification to Verify Clock Domain Crossing Signals”, Feb. 2003, DVcon, 9 pages.
Ginosar, “Fourteen Ways to Fool Your Synchronizer”, May 2003, IEEE Symposium on Asynchronous Circuits and Systems, Proceedings, pp. 89-96.
Willoughby et al., “Inclusive Verification Newsletter”, Canden, May 2004, pp. 1-23.
Yeung et al., “The Four Pillar of Asseration-Based Verification”, 2004, Mentor Graphics, white paper, pp. 1-19.
Lipman, “Chip Simulation/Verification Tool Suite “Goes Deep” in Finding Bugs”, Jan. 2003, TechOnLine, 5 pages.
David Maliniak, “Assertion-Based Verification Smoothes The Road to IP Reuse”, ED Online, Sep. 16, 2002.
Author unknown, “Assertion-Based Verification”, Synopsys, Mar. 2003, 2002 Synopsys, Inc., pp. 1-13.
Chard Gary F.
Dondershine Steve
Koh T-Pinn R.
Koyuncu Osman
Brady III W. James
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Modeling metastability in circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modeling metastability in circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modeling metastability in circuit design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3679170