Static information storage and retrieval – Floating gate – Particular biasing
Patent
1997-08-11
1999-01-19
Nelms, David
Static information storage and retrieval
Floating gate
Particular biasing
36518519, 36518526, 36518527, G11C 1604
Patent
active
058620788
ABSTRACT:
A method to erase data from a flash EEPROM while electrical charges trapped in the tunneling oxide of a flash EEPROM are eliminated to maintain proper separation of the programmed threshold voltage and the erased threshold voltage after extended programming and erasing cycles. The method to erase a flash EEPROM cell begins by channel erasing to detrap the tunneling oxide of the flash EEPROM cell. The channel erasing consists floating the drain and the second diffusion well and concurrently applying the ground reference potential to the semiconductor substrate and the first diffusion well. Concurrently a first relatively large negative voltage pulse is applied to the control gate, as a first moderately large positive voltage pulse is applied to said source. The method to erase then proceeds with the source erasing to remove charges from the floating gate of the flash EEPROM cell. The source erasing consists of applying a second relatively large negative voltage pulse to the control gate of said EEPROM cell and concurrently applying a second moderately large positive voltage pulse to a first diffusion well. At the same time the ground reference potential continues to be applied to the semiconductor substrate, while the drain and a second diffusion well is allowed to float.
REFERENCES:
patent: 5243559 (1993-09-01), Murai
patent: 5361235 (1994-11-01), Kodama
patent: 5457652 (1995-10-01), Brahmbhatt
patent: 5481494 (1996-01-01), Tang et al.
patent: 5485423 (1996-01-01), Tang et al.
patent: 5521866 (1996-05-01), Akaogi
patent: 5596528 (1997-01-01), Raya et al.
Ho Ming-Chou
Lee Jian-Hsing
Peng Kuo-Reay
Yeh Juang-Ker
Ackerman Stephen B.
Ho Hoai V.
Knowles Bill
Nelms David
Saile George O.
LandOfFree
Mixed mode erase method to improve flash eeprom write/erase thre does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mixed mode erase method to improve flash eeprom write/erase thre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mixed mode erase method to improve flash eeprom write/erase thre will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1251992