Electronic digital logic circuitry – Interface – Current driving
Patent
1996-09-12
1998-10-27
Tokar, Michael J.
Electronic digital logic circuitry
Interface
Current driving
326 30, 326 33, 326 21, H03K 190175, H03K 1923
Patent
active
058282335
ABSTRACT:
A mixed-mode, overvoltage tolerant input buffer for interfacing to a tristate bus line is disclosed, the input buffer having a bus hold feature for maintaining the state of the input buffer output and bus line when the bus line enters into the tristate mode, the input buffer being capable of suppressing leakage currents from the bus input through the bus hold circuit to the input buffer power supply during overvoltage conditions. The bus hold circuit has a feedback inverter coupled between the output and the bus input for providing a stabilizing feedback signal to the bus input, the inverter being powered by a source voltage which is selectively coupled to the input buffer power supply, the source voltage being isolated from the input buffer power supply during overvoltage conditions.
REFERENCES:
patent: 4857764 (1989-08-01), Young
patent: 5027008 (1991-06-01), Runaldue
patent: 5128560 (1992-07-01), Chern et al.
patent: 5331224 (1994-07-01), Ohannes et al.
patent: 5386153 (1995-01-01), Voss et al.
patent: 5406139 (1995-04-01), Sharpe-Geisler
patent: 5444397 (1995-08-01), Wong et al.
patent: 5451889 (1995-09-01), Heim et al.
patent: 5455520 (1995-10-01), Honda
patent: 5532630 (1996-07-01), Waggoner et al.
Lee Leo
Nguyen Hung T.
Quality Semiconductor Inc.
Roseen Richard
Tokar Michael J.
LandOfFree
Mixed mode CMOS input buffer with bus hold does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mixed mode CMOS input buffer with bus hold, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mixed mode CMOS input buffer with bus hold will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1616203