Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2007-08-16
2011-10-11
Krofcheck, Michael (Department: 2188)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S118000, C711S122000, C711S202000, C711SE12057, C711SE12061
Reexamination Certificate
active
08037281
ABSTRACT:
Described herein are systems and methods that reduce the latency which may occur when a level one (L1) cache issues a request to a level two (L2) cache, and that ensure that a translation requests sent to an L2 cache are flushed during a context switch. Such a system may include a work queue and a cache (such as an L2 cache). The work queue comprises a plurality of state machines, each configured to store a request for access to memory. The state machines can monitor requests that are stored in the other state machines and requests that the other state machines issue to the cache. A state machine only sends its request to the cache if another state machine is not already awaiting translation data relating to the that request. In this way, the request/translation traffic between the work queue and the cache can be significantly reduced.
REFERENCES:
patent: 5946718 (1999-08-01), Green
patent: 6189074 (2001-02-01), Pedneau
patent: 6370632 (2002-04-01), Kikuta et al.
patent: 6381682 (2002-04-01), Noel et al.
patent: 6446186 (2002-09-01), Priem et al.
patent: 6560688 (2003-05-01), Strongin et al.
patent: 6832297 (2004-12-01), Pfister et al.
patent: 7003647 (2006-02-01), Jacobs et al.
patent: 2002/0144001 (2002-10-01), Collins et al.
patent: 2002/0169936 (2002-11-01), Murphy
patent: 2002/0184392 (2002-12-01), Parthasarathy et al.
patent: 2006/0133396 (2006-06-01), Shah et al.
International Search Report and Written Opinion for International Application No. PCT/IB2006/000973, mailed on Oct. 19, 2006, 11 pages.
Kruger Warren F.
Smith Wade K.
Advanced Micro Devices , Inc.
Krofcheck Michael
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
Miss-under-miss processing and cache flushing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Miss-under-miss processing and cache flushing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Miss-under-miss processing and cache flushing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4293438