Fishing – trapping – and vermin destroying
Patent
1992-11-09
1994-03-22
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 42, 437 44, 437 56, H01L 2170
Patent
active
052964019
ABSTRACT:
In a CMOS semiconductor device, a pMOS transistor and an nMOS transistor are formed on a single substrate. Each of the source/drain regions of the nMOS transistor and the pMOS transistor has LDD structure composed of a combination of a low concentration impurity region and a high concentration impurity region. The low concentration impurity region of the LDD structure of the pMOS transistor is formed in a self-align manner by ion implantation using a sidewall spacer with relatively thick film thickness. The low concentration impurity region of the LDD structure of the nMOS transistor is formed in a self-align manner by ion implantation using a relatively thin sidewall spacer as a mask. The sidewall spacer with thick film thickness of the pMOS transistor restrains that the channel between the source/drain regions is shortened due to thermal diffusion to cause punch through. As for the sidewall spacer of the nMOS transistor, its film thickness is selected to effectively restrain hot carrier effect in the vicinity of the drain and restrain degradation of current handling capability due to parasitic resistance to the minimum.
REFERENCES:
patent: 4613882 (1986-09-01), Pimbley et al.
patent: 4703551 (1987-11-01), Szluk et al.
patent: 4874713 (1989-10-01), Gioia
patent: 4876213 (1989-10-01), Pfiester
patent: 4891326 (1990-01-01), Koyanagi
patent: 4906588 (1990-03-01), Harrington, III
patent: 4908327 (1990-03-01), Chapman
patent: 4937645 (1990-06-01), Ootsuka et al.
patent: 4939100 (1990-07-01), Jeuch et al.
patent: 4954867 (1990-09-01), Hosaka
patent: 4956311 (1990-09-01), Liou et al.
patent: 4968639 (1990-11-01), Bergonzoni
patent: 5021354 (1991-06-01), Pfiester
patent: 5024960 (1991-06-01), Haken
patent: 5030582 (1991-07-01), Miyajima et al.
IEEE Transactions on Electron Devices, vol. ED33, No. 3, Mar. 1986, "A New Half-Micrometer p-Channel MOSFET with Efficient Punch through Stops", by Odanaka et al., pp. 317-321.
Tsang et al., "Fabrication of High-Performance LDDFET's with Oxide Sidewall-Spacer Technology", IEEE Transactions on Electron Devices, vol. ED-29, No. 4, Apr. 1982.
Komori Shigeki
Mitsui Katsuyoshi
Hearn Brian E.
Mitsubishi Denki & Kabushiki Kaisha
Picardat Kevin M.
LandOfFree
MIS device having p channel MOS device and n channel MOS device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MIS device having p channel MOS device and n channel MOS device , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MIS device having p channel MOS device and n channel MOS device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-436519