Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate
2005-05-31
2005-05-31
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Multiple or variable intervals or frequencies
C713S502000, C326S096000
Reexamination Certificate
active
06901528
ABSTRACT:
An apparatus comprising a counter circuit, a first register circuit, a second register circuit and an output circuit. The counter circuit may be configured to generate a count signal in response to a data input signal and a first clock signal operating in a first clock domain. The first register circuit may be configured to generate a first control signal in response to the count signal. The second register circuit may be configured to generate a second control signal in response to the data input signal. The output circuit may be configured to generate a data output signal operating in a second clock domain in response to the first control signal, the second control signal, the count signal, and a second clock signal.
REFERENCES:
patent: 6172538 (2001-01-01), Selwan
patent: 6260152 (2001-07-01), Cole et al.
patent: 6359479 (2002-03-01), Oprescu
patent: 6362668 (2002-03-01), Lutley et al.
patent: 6799280 (2004-09-01), Edenfield et al.
Lee Thomas
LSI Logic Corporation
Maiorana P.C. Christopher P.
Tran Vincent
LandOfFree
Minimum latency propagation of variable pulse width signals... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Minimum latency propagation of variable pulse width signals..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Minimum latency propagation of variable pulse width signals... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3393968