Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2005-06-14
2005-06-14
Cao, Chun (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S323000, C713S330000, C326S035000
Reexamination Certificate
active
06907534
ABSTRACT:
Power consumption in a circuit is minimized. The circuit includes a pipelined circuit having a plurality of stages. A determination is made as to whether a predetermined period of time has expired. The predetermined period of time being associated with a predetermined period of time to detect a transition of an input or an output of the pipelined circuit. If the predetermined period of time is exceeded, a sequential shut-down procedure is performed on each stage in the plurality of stages of the pipelined circuit so that each stage is shut-down.
REFERENCES:
patent: 5918042 (1999-06-01), Furber
patent: 6140836 (2000-10-01), Fujii et al.
patent: 6225827 (2001-05-01), Fujii et al.
patent: 6247134 (2001-06-01), Sproch et al.
patent: 6282663 (2001-08-01), Khazam
patent: 6320418 (2001-11-01), Fujii et al.
patent: 6389512 (2002-05-01), Mahalingaiah et al.
patent: 6393579 (2002-05-01), Piazza
patent: 6564328 (2003-05-01), Grochowski et al.
patent: 6611920 (2003-08-01), Fletcher et al.
patent: 6667645 (2003-12-01), Fletcher et al.
patent: 2002/0049918 (2002-04-01), Kaxiras et al.
patent: 401102644 (1989-04-01), None
LandOfFree
Minimizing power consumption in pipelined circuit by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Minimizing power consumption in pipelined circuit by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Minimizing power consumption in pipelined circuit by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3477056