Minimization of overhead of non-volatile memory operation

Details Minimization of overhead of non-volatile memory operation Minimization of overhead of non-volatile memory operation

2005-05-24

2005-05-24

Anderson, Matthew D. (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S103000, C711S155000, C711S156000

Reexamination Certificate

active

06898680

ABSTRACT:
A method and structure are provided that reduce the overall time of the read-erase-modify-write cycle time of non-volatile memories. Specifically, the erase operation of the read-erase-write cycle is avoided in certain circumstances. In one embodiment, the erase operation is skipped where a predetermined pattern is found in at least a portion the block. In another embodiment, the erase operation is skipped where a status of the block indicates that the erase operation can be skipped.

REFERENCES:
patent: 5594883 (1997-01-01), Pricer
patent: 5675537 (1997-10-01), Bill et al.
patent: 5802343 (1998-09-01), Fandrich et al.
patent: 6032248 (2000-02-01), Curry et al.
patent: 6272047 (2001-08-01), Mihnea et al.
patent: 6400603 (2002-06-01), Blyth et al.
patent: 6643758 (2003-11-01), Furuyama et al.
patent: 6654848 (2003-11-01), Cleveland et al.
patent: 20010021958 (2001-09-01), Zink et al.
patent: 20020144066 (2002-10-01), Talreja et al.
patent: 1209568 (2002-05-01), None
patent: 2283342 (1995-05-01), None
Agilent Technologies, “Evaluation of Flash Memory Cells,” Application Note 4156-4, printed Oct. 2000, pp. 1-4.
Altera Corporation, “Using Altera Enhanced Configuration Devices,” Apr. 2002, ver. 1.0, Application Note 218, pp. 1-19.
AMD, “Understanding Burst Mode Flash Memory Devices,” Application Note, Publication #23710, Rev: A, Issue Date: Mar. 23, 2000, pp. 1-4.
“Hardware Description,” Sbus 32-Mbyte NVRAM Card Installation and User's Guide, Sep. 1997, pp. 1-2.
Loughmiller, Dan, “Semiconductor Memories,” Micron Technology, Inc., Boise, ID, Oct. 2001, 7 pages.
Xilinx, “Xilinx Generic Flash Memory Interface Solutions,” White Paper: Spartan-II, WP143 (v1.0), May 8, 2001, pp. 1-12.

Affiliated with

Also associated with

Rating

Minimization of overhead of non-volatile memory operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Minimization of overhead of non-volatile memory operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Minimization of overhead of non-volatile memory operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3415012