Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2007-06-19
2007-06-19
Shah, Sanjiv (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S122000, C711S125000, C711S135000, C711S136000, C711S137000, C711S213000, C711S214000, C712S205000, C712S206000, C712S207000, C712S238000
Reexamination Certificate
active
10980344
ABSTRACT:
A microprocessor that executes a repeat prefetch instruction (REP PREFETCH). The REP PREFETCH prefetches multiple cache lines, wherein the number of cache lines is specifiable in the instruction. The instruction is specified by the Pentium III PREFETCH opcode preceded by the REP string instruction prefix. The programmer specifies the count of cache lines to be prefetched in the ECX register, similarly to the repeat count of a REP string instruction. The effective address of the first cache line is specified similar to the conventional PREFETCH instruction. The REP PREFETCH instruction stops if the address of the current prefetch cache line misses in the TLB, or if the current processor level changes. Additionally, a line is prefetched only if the number of free response buffers is above a programmable threshold. The prefetches are performed at a lower priority than other activities needing access to the cache or TLB.
REFERENCES:
patent: 4926323 (1990-05-01), Baror et al.
patent: 5835967 (1998-11-01), McMahan
patent: 6119203 (2000-09-01), Snyder et al.
patent: 6119222 (2000-09-01), Shiell et al.
patent: 6138213 (2000-10-01), McMinn
patent: 6173410 (2001-01-01), Bondi et al.
patent: 6584549 (2003-06-01), Abdallah et al.
patent: 6832296 (2004-12-01), Hooker
patent: 2001/0027510 (2001-10-01), Sasahara
patent: 2002/0073282 (2002-06-01), Chauvel et al.
patent: 2003/0033461 (2003-02-01), Malik et al.
patent: 2003/0093647 (2003-05-01), Mogi et al.
IA-32 Intel Architecture Software Developer's Manual, vol. 2: Instruction Set Reference, 2001, pp. 3-600 to 3-601, 2-1 to 2-7, and 3-677 to 3-679.
http://www.lightsoft.co.uk/Fantasm/aoverview.html, Dec. 15, 2001.
Davis E. Alan
Huffman James W.
IP-First LLC
Li Zhuo H.
Shah Sanjiv
LandOfFree
Microprocessor with repeat prefetch instruction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor with repeat prefetch instruction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with repeat prefetch instruction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3820824