Microprocessor with private microcode RAM

Details Microprocessor with private microcode RAM Microprocessor with private microcode RAM

2008-02-20

2010-11-02

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Processing control for data transfer

Reexamination Certificate

active

07827390

ABSTRACT:
A microprocessor includes a private RAM (PRAM), for use by microcode, which is non-user-accessible and within its own distinct address space from the system memory address space. The PRAM is denser and slower than user-accessible registers of the microprocessor macroarchitecture, thereby enabling it to provide significantly more storage for microcode. The microinstruction set includes a microinstruction for loading data from the PRAM into the user-accessible registers, and a microinstruction for storing data from user-accessible registers to the PRAM. The microcode may also use the two microinstructions to load/store between the PRAM and non-user-accessible registers of the microarchitecture. Examples of PRAM uses include: computational temporary storage area; storage of x86 VMX VMCS in response to VMREAD and VMWRITE macroinstructions; instantiation of non-user-accessible storage, such as the x86 SMBASE register; and instantiation of x86 MSRs that tolerate the additional access latency of the PRAM, such as the IA32_SYSENTER_CS MSR.

REFERENCES:
patent: 5642491 (1997-06-01), Rose et al.
patent: 5829012 (1998-10-01), Marlan et al.
patent: 5870601 (1999-02-01), Getzlaff et al.
patent: 6014757 (2000-01-01), Yoder et al.
patent: 6081888 (2000-06-01), Bell et al.
patent: 6154818 (2000-11-01), Christie
patent: 6654875 (2003-11-01), Hartnett et al.
patent: 6751737 (2004-06-01), Russell et al.
patent: 7165084 (2007-01-01), Crispin et al.
patent: 2005/0289541 (2005-12-01), Mondal et al.
patent: 2006/0136608 (2006-06-01), Gilbert et al.
Case, Brian, Intel Reveals Pentium Implementation Details Architectural Enhancements Remain Shrouded by NDA, Mar. 1993, Microdesign Resources, vol. 7, No. 4, 9 pages.
IA-32 Intel® Architecture Software Developer's Manual. vol. 3B:System Programming Guide, Part 2. Jun. 2006. pp. 20-22 & 20-23.
IA-32 Intel® Architecture Software Developer's Manual. vol. 3:System Programming Guide. 2003. pp. 13-5 thru 13-7.
IA-32 Intel Architecture Software Developer's Manual. vol. 2:Instruction Set Reference. 2003. pp. 3-766 thru 3-772.

Affiliated with

Also associated with

Rating

Microprocessor with private microcode RAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor with private microcode RAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with private microcode RAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4188107