Electrical computers and digital processing systems: processing – Processing control – Processing sequence control
Reexamination Certificate
2008-04-10
2011-11-29
Fennema, Robert (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Processing sequence control
Reexamination Certificate
active
08069340
ABSTRACT:
A microprocessor instruction translator translates a macroinstruction into three microinstructions to perform a read/modify/write operation on a memory operand. A first microinstruction instructs the microprocessor to calculate a source address and to load the memory operand into the microprocessor from memory at the source address and to calculate a destination address. The second microinstruction instructs the microprocessor to perform an arithmetic or logical operation on the loaded memory operand to generate a result. The third microinstruction instructs the microprocessor to write the result to memory at the destination address calculated by the first microinstruction. A first execution unit receives the first microinstruction and responsively calculates the source address and loads the memory operand into the microprocessor from memory at the source address. A second execution unit also receives the first microinstruction and calculates the destination address. The first and second execution units are distinct execution units within the microprocessor.
REFERENCES:
patent: 5542084 (1996-07-01), Lowe, Jr.
patent: 6370625 (2002-04-01), Carmean et al.
patent: 2003/0236967 (2003-12-01), Samra et al.
patent: 2004/0034757 (2004-02-01), Gochman et al.
patent: 2006/0004998 (2006-01-01), Saha et al.
Patterson, David. Hennessy, John. “Computer Architecture: A Quantitative Approach”. Morgan Kaufmann Publishers, Inc. 1996. pp. 251-261 and 278-288.
Case, Loyd. “The Core 2: Intel Goes for the Jugular.” ExtremeTech. Jul. 13, 2006. pp. 1-6. Downloaded Apr. 20, 2010 from http://www.extremetech.com/.
Tian, Xinmin. “Inside the Intel® 10.1 Compilers: New Threadizer and New Vectorizer for Intel® Core™ 2 Processors.” Intel® Technology Journal. vol. 11, Issue 04, Published Nov. 25, 2007. p. 263-274.
Intel® 64 and IA-32 Architectures Optimization Reference Manual. Nov. 2009. pp. 3-18 to 3-21.
Col Gerard M.
Eddy Colin
Hooker Rodney E.
Davis E. Alan
Fennema Robert
Huffman James W.
VIA Technologies Inc.
LandOfFree
Microprocessor with microarchitecture for efficiently... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor with microarchitecture for efficiently..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with microarchitecture for efficiently... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4310179