Electrical computers and digital processing systems: processing – Processing control – Instruction modification based on condition
Reexamination Certificate
2007-05-08
2007-05-08
Kim, Hong (Department: 2185)
Electrical computers and digital processing systems: processing
Processing control
Instruction modification based on condition
C712S022000, C712S210000, C712S027000, C712S004000, C711S217000, C711S117000
Reexamination Certificate
active
10857843
ABSTRACT:
The present invention relates to the field of (micro)computer design and architecture, and in particular to microarchitecture associated with moving data values between a (micro)processor and memory components. Particularly, the present invention relates to a computer system with an processor architecture in which register addresses are generated with more than one execution channel controlled by one central processing unit with at least one load/store unit for loading and storing data objects, and at least one cache memory associated to the processor holding data objects accessed by the processor, wherein said processor's load/store unit contains a high speed memory directly interfacing said load/store unit to the cache and directly accessible by the cache memory for implementing scatter and gather operations. The present invention improves the performance of architectures with dual ported microprocessor implementations comprising two execution pipelines capable of two load/store data transactions per cycle. By including a high speed memory inside the load/store unit, the processor is directly interfaced from its load/store units to the caches and efficiency gains are achieved by reusing the data information already present in the high speed memory structure of the load/store unit.
REFERENCES:
patent: 5887183 (1999-03-01), Agarwal et al.
patent: 5895501 (1999-04-01), Smith
patent: 5940876 (1999-08-01), Pickett
patent: 6530012 (2003-03-01), Wilson
patent: 6553486 (2003-04-01), Ansari
patent: 2003/0074530 (2003-04-01), Mahalingaiah et al.
patent: 2003/0074544 (2003-04-01), Wilson
patent: 2003/0159023 (2003-08-01), Barlow et al.
patent: 2004/0250090 (2004-12-01), Crispin et al.
patent: 2005/0273577 (2005-12-01), Wilson et al.
patent: 2005/0273582 (2005-12-01), Wilson
“Advanced Computer Architectures”; Sima et al; 1997; Addison-Wesley; p. 89-95, 175-179.
Kim Hong
Stern, Kessler, Goldstein & Fox P.L.L.C.
LandOfFree
Microprocessor with high speed memory integrated in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor with high speed memory integrated in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with high speed memory integrated in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3783424