Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
1999-12-21
2003-09-02
Beausoliel, Robert (Department: 2184)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C712S001000, C712S043000
Reexamination Certificate
active
06615366
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to microprocessors and, in particular, to microprocessors capable of operating in high-reliability modes.
2. Background Art
Soft errors arise when alpha particles or cosmic rays strike an integrated circuit and alter the charges stored on the voltage nodes of the circuit. If the charge alteration is sufficiently large, a voltage representing one logic state may be changed to a voltage representing a different logic state. For example, a voltage representing a logic true state may be altered to a voltage representing a logic false state, and any data that incorporates the logic state will be corrupted.
Soft error rates (SERs) for integrated circuits, such as microprocessors (“processors”), increase as semiconductor process technologies scale to smaller dimensions and lower operating voltages. Smaller process dimensions allow greater device densities to be achieved on the processor die. This increases the likelihood that an alpha particle or cosmic ray will strike one of the processor's voltage nodes. Lower operating voltages mean that smaller charge disruptions are sufficient to alter the logic state represented by the node voltages. Both trends point to higher SERs in the future.
Soft errors may be corrected in a processor if they are detected before any corrupted results are used to update the processor's architectural state. Processors frequently employ parity-based mechanisms to detect data corruption due to soft errors. A parity bit is associated with each block of data when it is stored. The bit is set to one or zero according to whether there is an odd or even number of ones in the data block. When the data block is read out of its storage location, the number of ones in the block is compared with the parity bit. A discrepancy between the values indicates that the data block has been corrupted. Agreement between the values indicates that either no corruption has occurred or two (or four . . . ) bits have been altered. Since the latter events have very low probabilities of occurrence, parity provides a reliable indication of whether data corruption has occurred. Error correcting codes (ECCs) are parity-based mechanisms that track additional information for each data block. The additional information allows the corrupted bit(s) to be identified and corrected.
Parity/ECC mechanisms have been applied extensively to caches, memories, and similar data storage arrays. These structures have relatively high densities of data storing nodes and are susceptible to soft errors even at current device dimensions. Their localized array structures make it relatively easy to implement parity/ECC mechanisms. The remaining circuitry on a processor includes data paths, control logic, execution logic and registers (“execution core”). The varied structures of these circuits and their distribution over the processor die make it more difficult to apply parity/ECC mechanisms.
One approach to detecting soft errors in an execution core is to process instructions on duplicate execution cores and compare results determined by each on an instruction by instruction basis (“redundant execution”). For example, one computer system includes two separate processors that may be booted to run in either a symmetric multi-processing (“SMP”) mode or a Functional Redundant Check unit (“FRC”) mode. In SMP mode, instruction execution is distributed between the processors to provide higher overall performance than single processor systems. In FRC mode, the processors execute identical code segments and compare their results on an instruction by instruction basis to determine whether an error has occurred. The operating mode can only be switched between SMP and FRC modes by resetting the computer system.
The dual processor approach is costly (in terms of silicon) In addition, the inter-processor signaling through which results are compared is too slow to detect corrupted data before it updates the processors' architectural states. Consequently, this approach is not suitable for correcting detected soft errors.
Another computer system provides execution redundancy using dual execution cores on a single processor chip. This approach eliminates the need for inter-processor signaling, and detected soft errors can usually be corrected. However, the execution resources are dedicated to operate in FRC mode.
The present invention addresses these and other deficiencies of available high reliability computer systems.
SUMMARY OF THE INVENTION
The present invention provides a processor having dual execution cores that may be switched dynamically between operating in a high reliability mode and a high performance mode.
In accordance with the present invention, a processor comprises first and second execution cores. The execution cores process identical instructions in lock step, when the processor is operated in a high reliability mode. The execution cores may process different instructions when the processor is operated in a high performance mode. The processor may be switched dynamically between the high performance (HP) and high reliability (HR) modes.
For one embodiment of the invention, the processor is switched between HP and HR modes under software control. Each execution core enters a ready state when it executes an HP-to-HR mode switch instruction (S_HR), and the processor switches from HP to HR mode when both execution cores have entered the ready state.
For another embodiment of the invention, the processor includes a check unit that is activated in HR mode and deactivated in HP mode. The check unit compares the execution results generated by the first and second execution cores when it is activated, and signals an error when the execution results do not match. For yet another embodiment of the invention, the processor replays selected instructions when an error is signaled.
REFERENCES:
patent: 4912707 (1990-03-01), Kogge et al.
patent: 5475856 (1995-12-01), Kogge
patent: 5504859 (1996-04-01), Gustafson et al.
patent: 5535410 (1996-07-01), Watanabe et al.
patent: 5604753 (1997-02-01), Bauer et al.
patent: 5630047 (1997-05-01), Wang
patent: 5659721 (1997-08-01), Shen et al.
patent: 5664214 (1997-09-01), Taylor et al.
patent: 5748873 (1998-05-01), Ohguro et al.
patent: 5966544 (1999-10-01), Sager
Keith Diefendorff, Microprocessor Report, Nov. 15, 1999, pp. 8, vol. 13, No. 15.
Keith Diefendorff, Power4 Focuses on Memory Bandwidth, Oct. 6, 1999, pp. 11-17.
Grochowski Edward T.
Nguyen Hang
Quach Nhon
Rabago Andres
Rash William
Beausoliel Robert
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
McCarthy Christopher
LandOfFree
Microprocessor with dual execution core operable in high... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor with dual execution core operable in high..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with dual execution core operable in high... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3046078