Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate
2000-10-31
2004-07-20
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Commitment control or register bypass
Reexamination Certificate
active
06766440
ABSTRACT:
NOTICE
(C) Copyright Texas Instruments Incorporated. A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.
TECHNICAL FIELD OF THE INVENTION
This invention relates to data processing devices, electronic processing and control systems and methods of their manufacture and operation, and particularly relates to microprocessors optimized for digital signal processing.
BACKGROUND OF THE INVENTION
Generally, a microprocessor is a circuit that combines the instruction-handling, arithmetic, and logical operations of a computer on a single semiconductor integrated circuit. Microprocessors can be grouped into two general classes, namely general-purpose microprocessors and special-purpose microprocessors. General-purpose microprocessors are designed to be programmable by the user to perform any of a wide range of tasks, and are therefore often used as the central processing unit (CPU) in equipment such as personal computers. Special-purpose microprocessors, in contrast, are designed to provide performance improvement for specific predetermined arithmetic and logical functions for which the user intends to use the microprocessor. By knowing the primary function of the microprocessor, the designer can structure the microprocessor architecture in such a manner that the performance of the specific function by the special-purpose microprocessor greatly exceeds the performance of the same function by a general-purpose microprocessor regardless of the program implemented by the user.
One such function that can be performed by a special-purpose microprocessor at a greatly improved rate is digital signal processing. Digital signal processing generally involves the representation, transmission, and manipulation of signals, using numerical techniques and a type of special-purpose microprocessor known as a digital signal processor (DSP). Digital signal processing typically requires the manipulation of large volumes of data, and a digital signal processor is optimized to efficiently perform the intensive computation and memory access operations associated with this data manipulation. For example, computations for performing Fast Fourier Transforms (FFTs) and for implementing digital filters consist to a large degree of repetitive operations such as multiply-and-add and multiple-bit-shift. DSPs can be specifically adapted for these repetitive functions, and provide a substantial performance improvement over general-purpose microprocessors in, for example, real-time applications such as image and speech processing.
DSPs are central to the operation of many of today's electronic products, such as high-speed modems, high-density disk drives, digital cellular phones, complex automotive systems, and video-conferencing equipment. DSPs will enable a wide variety of other digital systems in the future, such as video-phones, network processing, natural speech interfaces, and ultra-high speed modems. The demands placed upon DSPs in these and other applications continue to grow as consumers seek increased performance from their digital products, and as the convergence of the communications, computer and consumer industries creates completely new digital products.
Digital systems are designed on a single integrated circuit referred to as an application specific integrated circuit (ASIC). MegaModules are being used in the design of ASICs to create complex digital systems a single chip. (MegaModule is a trademark of Texas Instruments Incorporated.) Types of MegaModules include SRAMs, FIFOs, register files, RAMs, ROMs, universal asynchronous receiver-transmitters (UARTs), programmable logic arrays and other such logic circuits. MegaModules are usually defined as integrated circuit modules of at least 500 gates in complexity and having a complex ASIC macro function. These MegaModules are predesigned and stored in an ASIC design library. The MegaModules can then be selected by a designer and placed within a certain area on a new IC chip.
Designers have succeeded in increasing the performance of DSPs, and microprocessors in general, by increasing clock speeds, by removing data processing bottlenecks in circuit architecture, by incorporating multiple execution units on a single processor circuit, and by developing optimizing compilers that schedule operations to be executed by the processor in an efficient manner. The increasing demands of technology and the marketplace make desirable even further structural and process improvements in processing devices, application systems and methods of operation and manufacture.
Microprocessor designers have increasingly endeavored to exploit parallelism to improve performance. One parallel architecture that has found application in some modern microprocessors utilizes multiple instruction fetch packets and multiple instruction execution packets with multiple functional units. However, sharing of data between multiple execution units can cause scheduling conflicts that reduce performance.
SUMMARY OF THE INVENTION
An illustrative embodiment of the present invention seeks to provide a microprocessor and a method for operating a microprocessor that improves digital signal processing performance. Aspects of the invention are specified in the claims.
In an embodiment of the present invention, a digital system includes a central processing unit (CPU) that has an instruction execution pipeline with a plurality of functional units for executing instructions in a sequence of CPU cycles. The execution units are clustered into two or more groups. Forwarding paths, referred to as cross-paths, are provided such that results from any execution unit in one execution unit cluster can be supplied to execution units in another cluster. One or more pipeline stalls are generated when one execution unit cluster requires an operand from another cluster and the execution unit that is producing that operand completes the computation on that operand but has not committed that operand to the register file.
In another embodiment of the present invention, a stall register is connected to receive operand data from the functional unit in parallel with the set of registers.
In another embodiment of the present invention, a plurality of stall registers are connected respectively to a plurality of functional units to receive operand data from each of the plurality of functional units in parallel with the set of registers.
In an embodiment of the present invention, a method of operating a CPU having an instruction execution pipeline with a plurality of functional units for executing instructions in a sequence of CPU cycles is provided. An operand may be accessed from a selected register of a first set of registers for use by a functional unit in another cluster associated with a second set of registers during a given CPU cycle. The instruction execution pipeline is stalled in response to accessing the selected register in the first register set by a functional unit in another cluster during the given CPU cycle if the selected register was updated by a first functional unit in the associated cluster during the immediately prior CPU cycle.
REFERENCES:
patent: 4985825 (1991-01-01), Webb et al.
patent: 5555384 (1996-09-01), Roberts et al.
patent: 5838986 (1998-11-01), Garg et al.
patent: 5860000 (1999-01-01), Biswas et al.
patent: 6041387 (2000-03-01), Fleck et al.
patent: 6137836 (2000-10-01), Haataja
patent: 6289433 (2001-09-01), Garg et al.
patent: 6301653 (2001-10-01), Mohamed et al.
patent: 6308252 (2001-10-01), Agarwal et al.
patent: 6360315 (2002-03-01), Potter
Hoyle David
Steiss Donald E.
Brady III W. James
Chan Eddie
Huisman David J.
Marshall, Jr. Robert D.
Telecky , Jr. Frederick J.
LandOfFree
Microprocessor with conditional cross path stall to minimize... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor with conditional cross path stall to minimize..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with conditional cross path stall to minimize... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3220460