Microprocessor systems and bus address translation methods

Details Microprocessor systems and bus address translation methods Microprocessor systems and bus address translation methods

2005-04-25

2008-12-09

Lane, Jack A (Department: 2185)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S002000, C711S102000, C711S165000, C711S170000, C714S006130, C714S006130

Reexamination Certificate

active

07464248

ABSTRACT:
A microprocessor system contains a read-only memory (ROM) for storing programs or firmware. Retrieval and execution of program code is controlled by a microprocessor address bus. Erroneous data in the ROM can be corrected by address comparison and translation. Trap, region, and patch tables are provided to store addresses, regions, and translated addresses. An address issued by the microprocessor is stored in the trap and region tables can be translated for selecting another programmable device, such as a SRAM or DRAM, other than the original ROM. Thus, erroneous code in the ROM can be corrected, inserted, or replaced.

REFERENCES:
patent: 4028678 (1977-06-01), Moran
patent: 4028679 (1977-06-01), Divine
patent: 4028683 (1977-06-01), Divine et al.
patent: 4028684 (1977-06-01), Divine et al.
patent: 4150428 (1979-04-01), Inrig et al.
patent: 4400798 (1983-08-01), Francis et al.
patent: 4542453 (1985-09-01), Patrick et al.
patent: 4802119 (1989-01-01), Heene et al.
patent: 4905200 (1990-02-01), Pidsosny et al.
patent: 5408672 (1995-04-01), Miyazawa et al.
patent: 5426746 (1995-06-01), Sekiguchi
patent: 5454100 (1995-09-01), Sagane
patent: 5479342 (1995-12-01), Sakamoto et al.
patent: 5481713 (1996-01-01), Wetmore et al.
patent: 5546586 (1996-08-01), Wetmore et al.
patent: 5574926 (1996-11-01), Miyazawa et al.
patent: 5581776 (1996-12-01), Hagqvist et al.
patent: 5592613 (1997-01-01), Miyazawa et al.
patent: 5790860 (1998-08-01), Wetmore et al.
patent: 5799144 (1998-08-01), Mio
patent: 5867701 (1999-02-01), Brown et al.
patent: 5938766 (1999-08-01), Anderson et al.
patent: 6073252 (2000-06-01), Moyer et al.
patent: 6128751 (2000-10-01), Yamamoto et al.
patent: 6135651 (2000-10-01), Leinfelder et al.
patent: 6141740 (2000-10-01), Mahalingaiah et al.
patent: 6189145 (2001-02-01), Bellin, Jr. et al.
patent: 6237120 (2001-05-01), Shimada et al.
patent: 6260157 (2001-07-01), Schurecht et al.
patent: 6351822 (2002-02-01), Wright et al.
patent: 6438664 (2002-08-01), McGrath et al.
patent: 6463549 (2002-10-01), Shperber et al.
patent: 6931477 (2005-08-01), Oakley et al.
patent: 6967878 (2005-11-01), Dono
patent: 2004/0128471 (2004-07-01), Oakley et al.
patent: 2004/0163080 (2004-08-01), Menon et al.
patent: 1208194 (1999-02-01), None
patent: 1373872 (2002-10-01), None
patent: 0458559 (1991-11-01), None

Affiliated with

Also associated with

Rating

Microprocessor systems and bus address translation methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor systems and bus address translation methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor systems and bus address translation methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4026621