Microprocessor system generating instruction fetch addresses at

Details Microprocessor system generating instruction fetch addresses at Microprocessor system generating instruction fetch addresses at

1990-03-16

1994-09-20

Bowler, Alyssa H.

Boots, shoes, and leggings

395375, 364DIG1, 3642613, 3642615, 364DIG2, 364938, 3649381, G06F 932, G06F 938

Patent

active

053496710

ABSTRACT:
A microprocessor system which comprises an arithmetic logic unit for generating flags, a flag update detector for outputting a flag update detecting signal, a status register coupled to the flag update detector and the arithmetic logic unit for receiving the flag update detecting signal and a flag outputted from the arithmetic logic unit, a first address outputting portion coupled to the flag update detector and the status register for receiving the flag update detecting signal, a flag outputted from the status register, a target instruction address, a next instruction address and a branch condition for determining according to the flag received from the status register whether or not the branch condition is met, and for outputting first and second address candidates selected from the target instruction address and the next instruction address according to the flag update signal and to whether or not the branch condition is met, and a second address outputting portion coupled to the first address outputting portion and the arithmetic logic unit for receiving the first and second address candidates outputted from the first address outputting portion, the branch condition and the flag outputted from the arithmetic logic unit, for determining according to the flag received from the arithmetic logic unit whether or not the branch condition is met, and for outputting the target instruction address or the next instruction address as an instruction fetch address on the basis of a result of determining according to the flag received from the arithmetic logic unit whether or not the branch condition is met.

REFERENCES:
patent: 4435756 (1981-12-01), Potash
patent: 4853840 (1989-08-01), Shibuya
patent: 4914579 (1990-04-01), Patrino et al.
Miyake et al; "A 40 MIPS (Peak) 64-bit Microprocessor with One-Clock Physical Cache Load/Store"; IEEE Feb. 14, 1990.

Affiliated with

Also associated with

Rating

Microprocessor system generating instruction fetch addresses at does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor system generating instruction fetch addresses at , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor system generating instruction fetch addresses at will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2430594