Microprocessor program addressing arrangement having...

Details Microprocessor program addressing arrangement having... Microprocessor program addressing arrangement having...

2002-05-06

2009-08-18

Patel, Hetul (Department: 2186)

Electrical computers and digital processing systems: memory

Address formation

Address multiplexing or address bus manipulation

C711S214000, C711S219000

Reexamination Certificate

active

07577818

ABSTRACT:
An address-generating arrangement for a microprocessor has, in addition to its base address-generating unit, one or more address-generating expansion units, connected to the basic unity by an interface. The interface comprises one or more input data buses supplying data from the base unit to the expansion unit and an output data bus supplying data from the expansion unit to the basic unit under control of the microprocessor.

REFERENCES:
patent: 4306287 (1981-12-01), Huang
patent: 4349888 (1982-09-01), Smith
patent: 4926317 (1990-05-01), Wallach et al.
patent: 5203006 (1993-04-01), Taniai
patent: 5450566 (1995-09-01), Yoshida et al.
patent: 5588133 (1996-12-01), Yoshida et al.
patent: 5740377 (1998-04-01), Sonobe
patent: 5983338 (1999-11-01), Moyer et al.
patent: 6029241 (2000-02-01), Wojewoda et al.
patent: 6079002 (2000-06-01), Thatcher et al.
patent: 6564283 (2003-05-01), Ahn
patent: 2003/0206173 (2003-11-01), Kawai et al.
patent: 4009382 (1991-09-01), None

Affiliated with

Also associated with

Rating

Microprocessor program addressing arrangement having... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor program addressing arrangement having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor program addressing arrangement having... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4110646