Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2005-07-05
2005-07-05
Tran, Denise (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S105000, C710S305000
Reexamination Certificate
active
06915394
ABSTRACT:
A microprocessor interface having: (i) a data rebuffering section to couple data from a one of a plurality of data ports to a data port of the microprocessor selectively in accordance with a control signal; and (ii) a main memory interface for coupling to a main memory for the microprocessor, such main memory interface being coupled to the data rebuffering section for providing control signals to the main memory section for enabling data transfer between the main memory and the microprocessor through the data rebuffering section. The main memory is a selected one of a plurality of memory types each type having a different data transfer protocol and the main memory interface is configured in accordance with the selected one of the plurality of memory types to provide a proper memory protocol to data being transferred between the microprocessor and the main memory through the main memory interface.
REFERENCES:
patent: 4545077 (1985-10-01), Drapala et al.
patent: 5206939 (1993-04-01), Yanai et al.
patent: 5410718 (1995-04-01), Masumura et al.
patent: 5550804 (1996-08-01), Haussler et al.
patent: 5721860 (1998-02-01), Stolt et al.
patent: 5734848 (1998-03-01), Gates et al.
patent: 5737745 (1998-04-01), Matsumoto et al.
patent: 5768530 (1998-06-01), Sandorfi
patent: 5829046 (1998-10-01), Tzelnic et al.
patent: 5954825 (1999-09-01), Kaiser et al.
patent: 6018778 (2000-01-01), Stolowitz
patent: 6112277 (2000-08-01), Bui et al.
patent: 6148380 (2000-11-01), Dodd et al.
patent: 6256705 (2001-07-01), Li et al.
patent: 6269424 (2001-07-01), Katsuragi et al.
patent: 6286083 (2001-09-01), Chin et al.
patent: 6335935 (2002-01-01), Kadambi et al.
patent: 6356972 (2002-03-01), Chin et al.
patent: 6360305 (2002-03-01), Novak et al.
patent: 05046525 (1993-02-01), None
patent: 08171458 (1996-07-01), None
patent: WO 00/39690 (2000-07-01), None
patent: WO 00/39691 (2000-07-01), None
Co-Pending U.S. Appl. No. 09/408,058, filed Sep. 29, 1999.
Co-Pending U.S. Appl. No. 09/408,430, filed Sep. 29, 1999.
Co-Pending U.S. Appl. No. 09/408,807, filed Sep. 29, 1999.
Co-Pending U.S. Appl. No. 09/408,811, filed Sep. 29, 1999.
Co-Pending U.S. Appl. No. 09/408,234, filed Sep. 29, 1999.
EMC Corporation
Tran Denise
LandOfFree
Microprocessor interface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor interface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor interface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3373998