Boots – shoes – and leggings
Patent
1993-06-25
1995-04-04
Rudolph, Rebecca L.
Boots, shoes, and leggings
364DIG1, 3642628, 364243, 364247, 3642473, 3642624, 3642437, G06F 1500
Patent
active
054045606
ABSTRACT:
A central processing unit (CPU) 10 comprises an external control memory for storing microinstructions which correspond to macroinstructions read from a system memory. The microinstructions are 56 bits in length and are read in 28-bit segments. CPU 10 also comprises an internal memory management unit (MMU) 18 which comprises a plurality of address translation entry (ATE) registers four of which are permanent and sixteen of which are temporary in that the storage of a new translation entry occurs in a least recently used temporary translation entry register. CPU 10 also comprises a plurality of status register bits, some of which are settable only by predefined microinstructions. All of the status register bits are branchable. CPU 10 further comprises a condition code register the state of which may be determined by input signal pins. CPU 10 also comprises address generation logic which may generate a 24, 31 or 32 bit address upon a 32-bit address bus. The address generation logic is further operable for generating a memory storage address; the data being supplied by external logic, such as a coprocessor.
REFERENCES:
patent: 4307445 (1981-12-01), Tredennick et al.
patent: 4330823 (1982-05-01), Retter
patent: 4367524 (1983-01-01), Budde et al.
patent: 4399505 (1983-08-01), Druke et al.
patent: 4415969 (1983-11-01), Bayliss et al.
patent: 4460972 (1984-07-01), Homan et al.
patent: 4466056 (1984-08-01), Tanahashi
patent: 4495563 (1985-01-01), McDonough
patent: 4513174 (1985-04-01), Herman
patent: 4550369 (1985-10-01), Rokutanda et al.
patent: 4554627 (1985-11-01), Holland et al.
patent: 4569018 (1986-02-01), Hummel et al.
patent: 4648034 (1987-03-01), Heninger
patent: 4677586 (1987-06-01), Magar et al.
patent: 4771376 (1988-09-01), Kamiya
patent: 4794524 (1988-12-01), Carberry et al.
patent: 4811345 (1989-03-01), Johnson
patent: 4825363 (1989-04-01), Baumann et al.
patent: 4835679 (1989-05-01), Kida et al.
patent: 4839795 (1989-06-01), Iwaksaki
patent: 5041969 (1991-08-01), Kawasaki et al.
Vora et al, "A VLSI Implementation of the 32-Bit Eclipse Architecture", Proceedings of IEEE Int'l Conf on Computer Design (ICCD '83) pp. 311-314.
"80286 and 80287 Programmer's Reference Manual", Intel 1987, pp. 2-14-2-16 & 3-20.
Bessolo Jeffrey M.
Lang Steven E.
Lee Raymond Y.
Nathan Jeffrey D.
Shah Vyomesh
Milik Kenneth L.
Rudolph Rebecca L.
Wang Laboratories, Inc.
LandOfFree
Microprocessor having external control store does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor having external control store, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor having external control store will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2386095