Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2005-02-01
2005-02-01
Patel, Gautam R. (Department: 2655)
Electrical computers and digital processing systems: processing
Processing control
Branching
Reexamination Certificate
active
06851045
ABSTRACT:
A microprocessor including an instruction decoder for decoding a branch instruction to output a decoded result, a program counter, and a program counter controller for controlling the program counter on the basis of the decoded result. The program counter controller includes a first register for storing a first program counter value output from the instruction decoder. The program counter controller detects a coincidence of the first program counter value stored in the first register with a value of the program counter to set a second program counter value indicating a branch target of the branch instruction into the program counter.
REFERENCES:
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4929396 (1990-05-01), Barer et al.
patent: 5202967 (1993-04-01), Matsuzaki et al.
patent: 5305446 (1994-04-01), Leach et al.
patent: 5371860 (1994-12-01), Mura et al.
patent: 5535348 (1996-07-01), Leach et al.
patent: 5581776 (1996-12-01), Hagqvist et al.
patent: 5615386 (1997-03-01), Amerson et al.
patent: 5664135 (1997-09-01), Schlansker et al.
patent: 5664193 (1997-09-01), Tirumalai
patent: 5765037 (1998-06-01), Morrison et al.
patent: 6-131180 (1994-05-01), None
patent: 6-274352 (1994-09-01), None
“Optimizing Delayed Branches”, Gross et al., Departments of Electrical Engineering and Computer Science, Stanford University, 0194-1895/82/0000/014, 1982 IEEE, pp. 114-120.
“Reducing the Cost of Branches”, McFarling et al., Computer Systems Laboratory, Stanford University, 0884-7495/86/0000/0396, 1986 IEEE, pp. 396-403.
Computer Architecture A Quantitative Approach, Hennessy et al., “The Major Hurdle of Pipelining-Pipeline Hazards”, pp. 272-278.
Holmann Edgar
Yoshida Toyohiko
Burns Doane Swecker & Mathis L.L.P.
Patel Gautam R.
Renesas Technology Corp.
LandOfFree
Microprocessor having delayed instructions with variable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor having delayed instructions with variable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor having delayed instructions with variable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3458200