Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-04-04
1999-04-27
Lim, Krisna
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711121, 39580032, G06F 906, G06F 1200
Patent
active
058988491
ABSTRACT:
A microprocessor employs a local cache for each functional unit, located physically close to that functional unit. The local caches are relatively small as compared to a central cache optionally included in the microprocessor as well. Because the local caches are small, internal interconnection delays within the local caches may be less than those experienced by the central cache. Additionally, the physical proximity of the local cache to the functional unit which accesses the local cache reduces the interconnect delay between the local cache and the functional unit. If the memory operand hits in a remote cache (either a different local cache or the central cache), the cache line containing the memory operand is transferred to the local cache experiencing the miss. According to one embodiment including multiple symmetrical functional units, the local caches coupled to the symmetrical functional units are restricted to storing different cache lines from each other. For example, a number of bits of the tag address may be used to select which of the local caches is to store the corresponding cache line. A data prediction scheme for predicting the functional unit to which a given instruction should be dispatched may be implemented, wherein the prediction is formed based upon the cache line storing the memory operand during a previous execution of the given instruction.
REFERENCES:
patent: 5222224 (1993-06-01), Flynn et al.
patent: 5317716 (1994-05-01), Liu
patent: 5327570 (1994-07-01), Foster et al.
patent: 5510934 (1996-04-01), Brennan et al.
patent: 5551001 (1996-08-01), Cohen et al.
patent: 5592679 (1997-01-01), Yung
patent: 5644752 (1997-07-01), Cohen et al.
patent: 5768555 (1998-06-01), Tran et al.
patent: 5784588 (1998-07-01), Leung
patent: 5802338 (1998-09-01), Rechtschaffen et al.
U.S. application No. 08/884,435, Witt, filed Jun. 1997.
U.S. application No. 09/078,226, Witt, filed May 1998.
Advanced Micro Devices , Inc.
Kivlin B. Noel
Lim Krisna
Merkel Lawrence J.
LandOfFree
Microprocessor employing local caches for functional units to st does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor employing local caches for functional units to st, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor employing local caches for functional units to st will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-692075