Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2001-03-08
2004-11-30
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S324000
Reexamination Certificate
active
06826704
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to microprocessors and more particularly to the management of power consumption within microprocessors.
2. Description of the Related Art
Various techniques have been devised for reducing the power consumption of computer systems. These techniques include increasing the integration of circuitry and incorporation of improved circuitry and power management units (PMUs). One specific power reduction technique employed with computer systems generally involves the capability of stopping clock signals that drive inactive circuit portions. A system employing such a technique typically includes a power management unit that detects or predicts inactive circuit portions and accordingly stops the clock signals associated with the inactive circuit portions. By turning off “unused” clock signals that drive inactive circuit portions, overall power consumption of the system is decreased. A similar technique involves the capability of reducing the frequency of clock signals that drive circuit portions during operating modes which are not time critical, and another technique involves the capability of removing power from inactive circuit portions.
Controlling and reducing power consumed by the microprocessors of computer systems has likewise been important. Power consumption has in part been impacted as a result of the ever-increasing amounts of logic incorporated within microprocessor chips and increasing frequencies of operation.
In many computer systems and applications that employ microprocessors, attaining high performance is also critical. To achieve high performance, many microprocessors employ complex micro-architectural features including, for example, superscalar and/or out-of-order execution techniques and other relatively complex structures. Implementation of such microprocessors often requires relatively large amounts of circuitry which thus contributes to power consumption issues. Accordingly, often compromises are made in microprocessor designs to attain acceptable power consumption characteristics while providing relatively high performance.
SUMMARY
The problems outlined above may in large part solved by a microprocessor employing a performance throttling mechanism for power management as described herein. In one embodiment, a microprocessor includes a plurality of execution units each configured to execute instructions and an instruction dispatch circuit configured to dispatch instructions for execution by the plurality of execution units. A power management control unit includes a programmable unit for storing information specifying one or more reduced power modes.
In the implementation of a first performance throttling technique, the power management control unit may be configured to cause the instruction dispatcher to limit the dispatch of instructions to a limited number of execution units. Rather than dispatching instructions at a normal maximum dispatch rate, the instruction dispatcher may dispatch instructions at a rate of only, for example, two instructions per cycle or at a rate of only one instruction per cycle, depending information stored in the power management control unit. Thus, when operating in this mode, a reduced number of the execution units will be active in the execution of newly dispatched instructions. This may thereby reduce overall power consumption.
In the implementation of a second performance throttling technique, the power management control unit may be configured to limit the dispatch of instructions from the instruction dispatcher on every cycle, upon every other cycle, upon every third cycle, upon every fourth cycle, and so on. In one particular implementation, a counter (or counters) may be set to control the stalling of instruction dispatch.
In the implementation of a third performance throttling technique, the power management control unit may be configured to control the dispatch of instructions from a floating-point scheduler to one or more floating-point execution pipelines. Valid instructions may be provided to the floating-point execution pipeline(s) on every cycle, every other cycle, every third cycle, every fourth cycle, and so on, to achieve desired power conservation.
In yet additional embodiments, the power management control unit may alternatively or additionally throttle the performance of other processors sub-units to reduce power on either a maximum power or average power basis. For example, in one embodiment, the power management control unit may be configured to cause an instruction cache and/or data cache of the microprocessor to process requests only on every other cycle, every third cycle, and so on.
REFERENCES:
patent: 5490059 (1996-02-01), Mahalingaiah et al.
patent: 5491829 (1996-02-01), Kau et al.
patent: 5539681 (1996-07-01), Alexander et al.
patent: 5742832 (1998-04-01), Buxton et al.
patent: 5764524 (1998-06-01), Andersson et al.
patent: 5805907 (1998-09-01), Loper et al.
patent: 5887178 (1999-03-01), Tsujimoto et al.
patent: 5951689 (1999-09-01), Evoy et al.
patent: 6029006 (2000-02-01), Alexander et al.
patent: 6081901 (2000-06-01), Dewa et al.
patent: 6138232 (2000-10-01), Shiell et al.
patent: 6182203 (2001-01-01), Simar et al.
patent: 6237101 (2001-05-01), Moore et al.
patent: 6308260 (2001-10-01), Le et al.
patent: 6430678 (2002-08-01), Kahle et al.
patent: 6553502 (2003-04-01), Hurd et al.
patent: 2003/0079150 (2003-04-01), Smith et al.
IEEE article ‘Instruction Flow-Based Front-end Throttling for Power-Aware High-Performance Processors’ by Amirali Baniasadi, and Andreas Moshovos Aug. 6-7, 2001.
Advanced Micro Devices , Inc.
Cao Chun
Kivlin B. Noäl
Meyertons Hood Kivlin Kowert & Goetzel P.C.
LandOfFree
Microprocessor employing a performance throttling mechanism... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor employing a performance throttling mechanism..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor employing a performance throttling mechanism... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3289855