Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
1998-06-23
2002-02-05
Niebling, John F. (Department: 2812)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C712S033000
Reexamination Certificate
active
06345363
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to microprocessor cores. In particular, the invention relates to reducing power consumption in a microprocessor core by not reloading operands into the core's data-path if they do not change.
2. Description of the Related Art
In a microprocessor, the core performs the function of processing data into desired results.
FIG. 1
illustrates an exemplary core
100
in a reduced instruction set computer (RISC) architecture, for example, the CR16A Compact RISC architecture from National Semiconductor Corp., Santa Clara, Calif. Core
100
includes data bus
110
, operand storage circuits
120
, control unit
130
, load command lines
140
, operating circuits
150
, selection circuit
160
, select signal lines
170
, data path input lines
180
, and result signal lines
190
.
Data bus
110
transmits data to be processed by core
100
. Operand storage circuits
120
store operands transmitted by the bus for processing by operating circuits
150
. Control unit
130
generates load commands on load command lines
140
that instruct operand storage circuits
120
to load the operands from data bus
110
. During a clock cycle, data bus
110
transmits a first operand and a second operand, and control unit
130
instructs operand storage circuit
121
to store the first operand and operand storage circuit
122
to store the second operand.
The first and second operands are provided to operating circuits
150
on data path input lines
180
. General types of operating circuits include an arithmetic and logic unit circuit (ALU)
152
, a multiplier circuit
154
, and a third operating circuit
156
, among other circuits. Result signal lines
190
transmit the processing results to selection circuit
160
. Control circuit
130
sends a select signal on select signal lines
170
to select a selected result from operating circuits
150
. The selected result is transmitted on result signal line
199
.
A concern is the power consumed by the core. This is significant for portable devices. One reference has set forth the relationship as follows:
P=CV
2
F
where P is the power consumed by the core, C is the capacitance of the core logic elements, V is the voltage supplied to the core, and F is the frequency of the core operating circuits. The above equation has suggested a number of solutions to the power consumption problem.
One solution is to reduce the voltage. This has the benefit of quadratically reducing the power consumption. Consequently, a number of portable microprocessors today operate at 3.3 volts, whereas non-portable microprocessors generally operate at 5 volts.
Another solution is to shut down completely the microprocessor when it is not needed, and to restart it when necessary.
Still another solution is to lower the clock frequency of the microprocessor. A microprocessor is not fully occupied with data processing all the time, and during times of light processing loads the frequency can be reduced with no perceived reduction in throughput.
However, even by implementing all the above solutions, there is still a need to further reduce the power consumed by a microprocessor.
SUMMARY OF THE INVENTION
The present invention addresses these and other problems of the prior art by providing an apparatus for and method of reducing the power consumed by a microprocessor core. The apparatus and method reduce power by not loading operands into the core's data path when they are already there.
According to one embodiment, an apparatus according to the present invention has a core circuit for implementing a microprocessor core, the core circuit including at least one data bus, a plurality of operand storage circuits, at least one operating circuit, and a control circuit. The data buses are configured to transmit a plurality of operands. The operand storage circuits are connected to the data buses, are configured to receive a plurality of load commands and in accordance therewith to load the operands, and are configured to output the operands. The operating circuits are connected to the operand storage circuits and are configured to receive the operands and in accordance therewith to generate a result signal. The control circuit is connected to the operand storage circuits and the operating circuits, and is configured to selectively generate the load commands to load selected operands. Power is conserved by loading only the selected operands.
According to another embodiment, a method according to the present invention reduces the power consumed by a microprocessor core. The method includes the steps of storing a plurality of current operands, comparing a next processing command with one or more stored processing commands, selectively replacing one or more current operands with one or more next operands, as indicated in the step of comparing. The method further includes the step of processing, according to the next processing command, the next operands and the current operands remaining after the step of selectively replacing, to generate a result signal. Power is conserved by replacing only the selected operands.
REFERENCES:
patent: 4870570 (1989-09-01), Satoh et al.
patent: 4893271 (1990-01-01), Davis et al.
patent: 5025387 (1991-06-01), Frane
patent: 5036456 (1991-07-01), Koegel
patent: 5218704 (1993-06-01), Watts, Jr. et al.
patent: 5369771 (1994-11-01), Gettel
patent: 5390350 (1995-02-01), Chung et al.
patent: 5392023 (1995-02-01), D'Avello et al.
patent: 5396635 (1995-03-01), Fung
patent: 5408668 (1995-04-01), Tornai
patent: 5418969 (1995-05-01), Matsuzaki et al.
patent: 5428790 (1995-06-01), Harper et al.
patent: 5485116 (1996-01-01), Cserveny et al.
patent: 5511203 (1996-04-01), Wisor et al.
patent: 5513175 (1996-04-01), Ichii et al.
patent: 5692202 (1997-11-01), Kardach et al.
patent: 5880981 (1999-03-01), Kojima et al.
patent: 6092094 (2000-07-01), Ireton
National Semiconductor, CR32A Programmer's Reference manual, Feb. 97, pp. 5-1, 5-2, 5-20-5-21, 5-32-5-33.*
Case, Brian “Piranha Family Will Scale From Eight To Sixty-Four Bits”, 1994 MicroDesign Resources; vol. 8, Nov. 15, Nov. 14, 1994; pp. 1 -4.
National Semiconductor Corporation
Pillsbury & Winthrop LLP
Whitmore Stacy
LandOfFree
Microprocessor core power reduction by not reloading... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor core power reduction by not reloading..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor core power reduction by not reloading... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2945577