Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-02-23
1998-10-27
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711204, 711213, 711156, G06F 1200
Patent
active
058290311
ABSTRACT:
A microprocessor is provided which includes a heuristic processing unit configured to detect a predefined group of instructions and to cause the performance of a specific function associated with the group of instructions. The specific function may correspond to the outcome of executing the group of instructions. Alternatively, the specific function may be a set of operations not directly corresponding to the group of instructions, but designed to improve the performance of the sequence of instructions within which the group of instructions is embedded. The heuristic processing unit asserts control signals to dedicated hardware to cause the specific function to be performed. Instruction sequences need not be modified from the instruction set employed by the microprocessor. The microprocessor detects the previously inefficient instruction sequences and performs the corresponding function efficiently.
REFERENCES:
patent: 4439828 (1984-03-01), Martin
patent: 4615006 (1986-09-01), Hirano
patent: 5109514 (1992-04-01), Garner et al.
patent: 5377336 (1994-12-01), Eickemeyer et al.
patent: 5461718 (1995-10-01), Tatosian et al.
patent: 5500943 (1996-03-01), Ho et al.
patent: 5564056 (1996-10-01), Fetteman et al.
patent: 5574942 (1996-11-01), Colwell et al.
patent: 5613083 (1997-03-01), Glew et al.
patent: 5615350 (1997-03-01), Hesson et al.
patent: 5619408 (1997-04-01), Black et al.
patent: 5625788 (1997-04-01), Boggs et al.
AMD's K5 Designed to Outrun Pentium Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, pp. 1, 6-11.
Meerbergen Van J. L., "Developments in Integrated Digital Signal Processors, and the PCT 5010," Philips Technical Review, vol. 44, No. 1, Mar. 1, 1988, pp. 1-14.
Chi-Hung Chi et al., "Reducing Data Access Penalty Using Intelligent Opcode-Driven Cache Prefetching," International Conference on Computer Design: VLSI in Computers and Processors, Austin, Oct. 2-4, 1995, Oct. 2, 1995, Institute of Electrical and Electronics Engineers, pp. 512-517.
International Search Report for PCT/US 97/02504, dated Nov. 5, 1997.
Advanced Micro Devices , Inc.
Kivlin B. Noel
Swann Tod R.
Tzeng Fred F.
LandOfFree
Microprocessor configured to detect a group of instructions and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor configured to detect a group of instructions and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor configured to detect a group of instructions and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1623187