Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-06-19
1998-10-27
Heckler, Thomas M.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395559, 395872, 711167, G06F 106, G06F 1300
Patent
active
058288694
ABSTRACT:
A microprocessor is provided which is capable of executing synchronous accesses to an external memory whether the external memory is operating at the same frequency as the operating frequency of the microprocessor or whether the external memory is operating at a frequency which is one-half the microprocessor operating frequency. The microprocessor includes a rate control input for receiving a rate control signal having a first level indicative of the microprocessor frequency being equal to the external memory frequency or a second level indicative of the microprocessor frequency being twice the external memory frequency. A memory access control is coupled to the rate control input and is responsive to the rate control signal, an internal microprocessor clock, and the external memory clock for causing the microprocessor to access the external memory in synchronism with the external memory clock when the external memory frequency is either equal to the microprocessor frequency or is one-half the microprocessor frequency.
REFERENCES:
patent: 4016545 (1977-04-01), Lipovski
patent: 4056845 (1977-11-01), Churchill, Jr.
patent: 4095267 (1978-06-01), Morimoto
patent: 4217637 (1980-08-01), Faulkner et al.
patent: 4293909 (1981-10-01), Catiller et al.
patent: 4615017 (1986-09-01), Finlay et al.
patent: 4725945 (1988-02-01), Kronstadt et al.
patent: 4794523 (1988-12-01), Adan et al.
patent: 4847758 (1989-07-01), Olson et al.
patent: 4876639 (1989-10-01), Mensch, Jr.
patent: 4933835 (1990-06-01), Sachs et al.
patent: 4956804 (1990-09-01), Matsumoto
patent: 5012410 (1991-04-01), Ueda
patent: 5036230 (1991-07-01), Bazes
patent: 5043873 (1991-08-01), Muramatsu et al.
patent: 5059818 (1991-10-01), Witt et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5142487 (1992-08-01), Graham, III
patent: 5155843 (1992-10-01), Stamm et al.
patent: 5179667 (1993-01-01), Iyer
patent: 5191657 (1993-03-01), Ludwig et al.
patent: 5201036 (1993-04-01), Yoshimatsu
patent: 5263172 (1993-11-01), Olnowich
patent: 5274788 (1993-12-01), Koike
patent: 5305452 (1994-04-01), Khan et al.
patent: 5307469 (1994-04-01), Mann
patent: 5442769 (1995-08-01), Corcoran et al.
patent: 5481690 (1996-01-01), Grumlose et al.
Digital Design by M. Morris Mano, Prentice-Hall, Inc. 1984, pp. 204-214.
TTL Cookbook by Dan Lancaster, Howar W. Sams & Co., Inc., 1980, pp. 191-193.
Electronic Design, vol. 31, No. 24, Nov. 24, 1983, WASECA, MN, Denville, NJ, USA, H.W.Look, et al. "Clock Chip Mutes Fast % Ps With Slower Devices", pp. 125-132.
IBM Technical Disclosure Bulletin, vol. 32, No. 9A, Feb. 1990, New York, US, "Dynamic Clock Frequency Changing For a Memory Controller", pp. 345-350.
Johnson William M.
Witt David B.
Advanced Micro Devices , Inc.
Heckler Thomas M.
LandOfFree
Microprocessor arranged for synchronously accessing an external does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor arranged for synchronously accessing an external , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor arranged for synchronously accessing an external will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1621580