Electrical computers and digital processing systems: support – Data processing protection using cryptography
Reexamination Certificate
2005-07-13
2009-08-18
Cervetti, David García (Department: 2436)
Electrical computers and digital processing systems: support
Data processing protection using cryptography
C713S164000, C713S187000
Reexamination Certificate
active
07577852
ABSTRACT:
A node terminal including an internal memory for saving a program transmitted from a server, a CPU for executing the program, a hash value calculating section for performing an operation of the program using a specified hash function when the execution of the program is completed, and a digital signature executing section for digitally signing the program operated using the hash function and the execution result of the program, using a secret key peculiar to the node and saved in a secret key storage, and a microprocessor capable of guaranteeing that the content of a memory is not unjustly falsified during the execution of the program.
REFERENCES:
patent: 5841869 (1998-11-01), Merkling et al.
patent: 5892899 (1999-04-01), Aucsmith et al.
patent: 5987232 (1999-11-01), Tabuki
patent: 6289462 (2001-09-01), McNabb et al.
patent: 6308270 (2001-10-01), Guthery
patent: 6314520 (2001-11-01), Schell et al.
patent: 6477648 (2002-11-01), Schell et al.
patent: 6647495 (2003-11-01), Takeuchi et al.
patent: 6651171 (2003-11-01), England et al.
patent: 7020772 (2006-03-01), England et al.
patent: 7055040 (2006-05-01), Klemba et al.
patent: 7130977 (2006-10-01), Christie et al.
patent: 7143287 (2006-11-01), Bade et al.
patent: 7165135 (2007-01-01), Christie et al.
patent: 7210009 (2007-04-01), Gulick et al.
patent: 7305554 (2007-12-01), Marquet et al.
patent: 7313704 (2007-12-01), Kashiwada
patent: 7334123 (2008-02-01), Gulick et al.
patent: 7356668 (2008-04-01), Morais et al.
patent: 7386890 (2008-06-01), Galal et al.
patent: 7424612 (2008-09-01), England et al.
patent: 7444523 (2008-10-01), Morais et al.
patent: 2002/0120575 (2002-08-01), Pearson et al.
patent: 2003/0093574 (2003-05-01), Fablet et al.
patent: 2003/0154409 (2003-08-01), Morota et al.
patent: 2003/0189913 (2003-10-01), Kim
patent: 2003/0226014 (2003-12-01), Schmidt et al.
patent: 2004/0025019 (2004-02-01), Watanabe et al.
patent: 2004/0044906 (2004-03-01), England et al.
patent: 2004/0107237 (2004-06-01), Kashiwada
patent: 2004/0117622 (2004-06-01), Marquet et al.
patent: 2004/0133777 (2004-07-01), Kiriansky et al.
patent: 2004/0143748 (2004-07-01), Yamaguchi et al.
patent: 2004/0210760 (2004-10-01), McGrath et al.
patent: 2004/0210764 (2004-10-01), McGrath et al.
patent: 2004/0250063 (2004-12-01), Gulick et al.
patent: 2004/0250082 (2004-12-01), Li et al.
patent: 2005/0010804 (2005-01-01), Bruening et al.
patent: 2005/0022188 (2005-01-01), Tameshige et al.
patent: 2005/0055524 (2005-03-01), Gulick et al.
patent: 2005/0097326 (2005-05-01), Kim et al.
patent: 2005/0125537 (2005-06-01), Martins et al.
patent: 2005/0132186 (2005-06-01), Khan et al.
patent: 2005/0132226 (2005-06-01), Wheeler et al.
patent: 2005/0144457 (2005-06-01), Lee et al.
patent: 2005/0268103 (2005-12-01), Camenisch
patent: 2006/0236363 (2006-10-01), Heard et al.
patent: 2006/0277252 (2006-12-01), Fablet et al.
patent: 2007/0039046 (2007-02-01), Van Dijk et al.
patent: 2007/0050841 (2007-03-01), Loen
patent: 2008/0144382 (2008-06-01), Asauchi et al.
patent: 2008/0172559 (2008-07-01), Yellepeddy
patent: 2008/0212379 (2008-09-01), Asauchi et al.
patent: 2008/0276084 (2008-11-01), Camenisch
patent: 2008/0301448 (2008-12-01), Charles et al.
Suh et al., Efficient Memory Integrity Verification and Encryption for Secure Processors, 2003, MIT.
Chen et al., Certifying Program Execution with Secure Processors, May 2003, USENIX.
“AEGIS: Architecture for tamper-evident and tamper-resistant processing” by G. E. Suh, D. Clarke, B. Gassend, M. van Kijk, and S. Devadas, proc. Of the 17th Int. Conference on Supercomputing, Jun. 2003.
Nakanishi Masaki
Okazaki Atsuya
Watanabe Katsumasa
Yamashita Shigeru
Cervetti David García
Jordan and Hamburg LLP
National University Corporation Nara Institute of Science and Te
LandOfFree
Microprocessor, a node terminal, a computer system and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor, a node terminal, a computer system and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor, a node terminal, a computer system and a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4122644