Microelectronic package having a compliant layer with bumped...

Details Microelectronic package having a compliant layer with bumped... Microelectronic package having a compliant layer with bumped...

2005-01-25

2005-01-25

Eckert, George (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Lead frame

On insulating carrier other than a printed circuit board

C257S669000, C257S690000, C257S784000, C257S788000

Reexamination Certificate

active

06847101

ABSTRACT:
A microelectronic assembly includes a microelectronic element having a first surface with a plurality of contacts accessible at the first surface, and a compliant layer over the first surface of the microelectronic element, the compliant layer including a plurality of bumped protrusions and openings adjacent the bumped protrusions for providing access to the contacts, wherein each bumped protrusion includes a top surface and at least one sloping edge. The microelectronic assembly also includes conductive terminals over the top surfaces of the bumped protrusions, and a plurality of conductive bond ribbons having first ends in engagement with the contacts, second ends in engagement with the terminals and intermediate sections extending along the sloping edges for electrically interconnecting the contacts and the terminals.

REFERENCES:
patent: 4001870 (1977-01-01), Saiki et al.
patent: 4365264 (1982-12-01), Mukai et al.
patent: 4618878 (1986-10-01), Aoyama et al.
patent: 4813129 (1989-03-01), Karnezos
patent: 4885126 (1989-12-01), Polonio
patent: 4902606 (1990-02-01), Patraw
patent: 5070297 (1991-12-01), Kwon et al.
patent: 5072520 (1991-12-01), Nelson
patent: 5148265 (1992-09-01), Khandros et al.
patent: 5148266 (1992-09-01), Khandros et al.
patent: 5180311 (1993-01-01), Schreiber et al.
patent: 5430329 (1995-07-01), Harada et al.
patent: 5455390 (1995-10-01), DiStefano et al.
patent: 5508228 (1996-04-01), Nolan et al.
patent: 5604380 (1997-02-01), Nishimirra et al.
patent: 5666270 (1997-09-01), Matsuda et al.
patent: 5679977 (1997-10-01), Khandros et al.
patent: 5734547 (1998-03-01), Iversen
patent: 5749997 (1998-05-01), Tang et al.
patent: 5777379 (1998-07-01), Karavakis et al.
patent: 5874782 (1999-02-01), Palagonia
patent: 5937758 (1999-08-01), Maracas et al.
patent: 6043563 (2000-03-01), Eldridge et al.
patent: 6147401 (2000-11-01), Solberg
patent: 6337445 (2002-01-01), Abbott et al.
patent: 6638870 (2003-10-01), Brintzinger et al.
patent: 20020089058 (2002-07-01), Hedler et al.
patent: 57-121255 (1982-07-01), None
patent: 04-280458 (1992-10-01), None
patent: 05-251455 (1993-09-01), None
patent: WO 9852225 (1998-11-01), None
patent: WO 9905895 (1999-02-01), None
* “Methods of Testing Chips and Joining Chips to Substrates,” 2244 Research Disclosure, Feb. 1991, Elmsworth, GB, 32290.

Affiliated with

Also associated with

Rating

Microelectronic package having a compliant layer with bumped... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microelectronic package having a compliant layer with bumped..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microelectronic package having a compliant layer with bumped... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3377515