Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
1996-07-10
2002-08-20
Talbott, David L. (Department: 2827)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S613000, C257S738000, C257S772000, C257S778000, C257S779000, C257S780000, C228S180220
Reexamination Certificate
active
06436730
ABSTRACT:
BACKGROUND OF THE INVENTION
This invention relates to a microelectronic package comprising an integrated circuit component mounted on a substrate by solder bump interconnections. More particularly, this invention relates to such microelectronic package wherein the solder bump interconnections are formed of a tin-base, lead-free solder alloy that includes a controlled copper addition.
In the manufacture of microelectronic packages, it is known to attach an integrated circuit component to a substrate, such as a printed circuit board or the like, by a plurality of solder bump interconnections. Each solder bump interconnection joins a first bond pad on the substrate to a second bond pad on the integrated circuit component. The integrated circuit component may be an integrated circuit die affixed to a ceramic or polymeric carrier that is in turn attached to the board. Alternately, the component may be an integrated circuit die that is inverted and attached directly to the board. In either event, the component comprises a surface facing the substrate whereon the second bond pads are disposed in a pattern superposable onto the first bond pads.
To form the interconnections, a solder bump is deposited onto each bond pad of the component. A common method comprises placing a preformed microsphere of solder onto each pad and heating to reflow the solder to form the bump. Alternately, solder may be deposited by electroplating or other suitable metal deposition process. The component with the solder bumps is assembled with the substrate so that each bump rests against a corresponding bond pad on the board. The assembly is heated to melt and reflow the solder. During reflow, the component is supported by the molten solder. This is accompanied by collapse of the component toward the board until the weight of the component is balanced by the surface tension of the molten solder. Concurrently, the molten solder wets the bond pads, which wetting is essential to forming a strong solder bond. Upon cooling, the solder resolidifies to complete the interconnections. The solder bump interconnections not only physically attach the component to the board, but also electrical connect the pads on the component to the pads on the substrate for conducting electrical signals to or from the component for processing.
Common solder is formed of tin-lead alloy. During reflow, copper from the bond pad tends to dissolve into the molten solder. Copper dissolution is limited by the solubility of copper at the reflow temperature and is typically less than 0.5 percent. Upon cooling, the dissolved copper forms intermetallic precipitates that tend to reduce the strength of the interconnections. For this reason, it has been desired to minimize copper content in tin-lead solder alloy.
SUMMARY OF THE INVENTION
This invention contemplates a microelectronic package comprising an integrated circuit component mounted on a printed circuit board or the like by a plurality of solder bump interconnections formed from a lead-free, tin-base solder alloy that contains a significant copper addition. In general, the solder alloy in accordance with this invention is composed between about 2 and 8 weight percent copper, preferably between about 3 and 5 weight percent. Optionally, the alloy may contain silver or other metallic additive to enhance mechanical properties. Lead is present only as impurity, preferably less than 0.1 weight percent.
In one aspect of this invention, a method is provided that includes initially forming solder bumps having the desired copper addition onto the bond pads of the integrated circuit component. The component is assembled with the substrate, and the assembly is heated and cooled to reflow the solder alloy and form the desired solder bump interconnections. It is found that the tin-copper solder alloy exhibits a high surface tension effective to reduce collapse of the component toward the substrate during reflow. It is also found that, in the absence of lead, precipitation of copper intermetallics is inhibited, so that the resulting solder bump interconnections exhibit mechanical strength comparable to prior tin-lead interconnections despite the significant copper addition.
REFERENCES:
patent: 2671844 (1954-03-01), Laubmeyer et al.
patent: 3488840 (1970-01-01), Hymes et al.
patent: 4661192 (1987-04-01), McShane
patent: 4706811 (1987-11-01), Jung et al.
patent: 4758407 (1988-07-01), Ballentine et al.
patent: 4806309 (1989-02-01), Tulman
patent: 5120678 (1992-06-01), Moore et al.
patent: 5154341 (1992-10-01), Melton et al.
patent: 5269453 (1993-12-01), Melton et al.
patent: 5282565 (1994-02-01), Melton
patent: 5346857 (1994-09-01), Scharr et al.
patent: 5352407 (1994-10-01), Seelig et al.
patent: 5410184 (1995-04-01), Melton et al.
patent: 5411703 (1995-05-01), Gonya et al.
patent: 5527628 (1996-06-01), Anderson et al.
patent: 0 061 593 (1982-06-01), None
patent: 58-134449 (1983-08-01), None
patent: 4-225542 (1992-08-01), None
patent: 4307944 (1992-10-01), None
patent: 5036754 (1993-02-01), None
Kuhn, L. and R. Lane, High-Density, Low-Temperature Solder Reflow Bonding of Silicon Chips to Plastic Substrates, IBM Technical Disclosure Bulletin, vol. 18 No. 10, p. 3477, Mar. 1, 1976.*
Edwards, J.C., Photo-Defined Lamination for Chip Bonding, IBM Technical Disclosure Bulletin, vol. 25 No. 4, pp. 1952-3, Sep. 1, 1982.*
American society for Metals, “Soldering”,Welding Braizing and Soldering; vol. 6, Metals Handbook, 9th Edition (1983), pp. 1069-1076.
Baker Theresa L.
Melton Cynthia
Chambliss Alonzo
Haas Kenneth A.
Motorola Inc.
Talbott David L.
LandOfFree
Microelectronic package comprising tin copper solder bump... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microelectronic package comprising tin copper solder bump..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microelectronic package comprising tin copper solder bump... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2964994