Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2011-06-28
2011-06-28
Nguyen, Dao H (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S351000, C257S368000, C257S510000, C257SE21409, C257SE21633, C257SE27006, C438S197000, C438S199000, C438S300000, C438S301000
Reexamination Certificate
active
07968945
ABSTRACT:
An improved microelectronic device, and method for making such a microelectronic device. The device includes one or plural transistors and piezoelectric mechanisms, with an arrangement capable of applying a variable mechanical strain on transistor channels.
REFERENCES:
patent: 5666305 (1997-09-01), Mihara et al.
patent: 5883419 (1999-03-01), Lee et al.
patent: 7586158 (2009-09-01), Hierlemann et al.
patent: 7670938 (2010-03-01), Wu et al.
patent: 2002/0105016 (2002-08-01), Haneder et al.
patent: 2002/0125518 (2002-09-01), Haneder et al.
patent: 2004/0251479 (2004-12-01), Tsutsui et al.
patent: 1 011 149 (2000-06-01), None
patent: 1-120072 (1989-05-01), None
patent: 4-87376 (1992-03-01), None
patent: 8-181288 (1996-07-01), None
S. Sinharoy, et al., “Growth and the Microstructural and Ferroelectric Characterization of Oriented BaMgF4Thin Films”, IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, vol. 38, No. 6, XP-000933807, Nov. 1991, pp. 663-671.
Xuejue Huang, et al., “Sub 50-nm FinFET: PMOS”, 1999 IEEE, IEDM, 1999, pp. 67-70.
B. Doyle, et al., “Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout”, 2003 Symposium on VLSI Technology Digest of Technical Papers, 10A-2, 4-89114-033-X, pp. 133-134.
S. Monfray, et al., “50nm—Gate All Around (GAA)—Silicon On Nothing (SON)-Devices: A Simple Way to Co-integration of GAA Transistors within bulk MOSFET process (method)”, 2002 Symposium On VLSI Technology Digest of Technical Papers, 11.4, IEEE, 2002, pp. 108-109.
H.S. Jeong, et al., “Highly Manufacturable 4Gb DRAM Using 0.11 μm DRAM Technology”, 2000 IEEE, IEDM, 2000, pp. 353-356.
Jing Wang, et al., “Does Source-to-drain tunneling limit the ultimate scaling of MOSFETs?”, 2002 IEEE, IEDM, pp. 707-710.
Anisur Rahman, et al., “Assessment of Ge n-MOSFETs by Quantum Simulation”, 2003 IEEE, IEDM, 2003, pp. 471-474.
T. Ghani, et al., “A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors”, Electron Devices Meeting, 2003. IEDM '03, IEEE International Volume, Issue, Dec. 8-10, 2003, pp. 978-980.
Lolivier Jerome
Poiroux Thierry
Vinet Maud
Commissariat a l''Energie Atomique
Nguyen Dao H
Oblon, Spivak, McCelland, Maier & Neustadt L.L.P.
LandOfFree
Microelectronic device provided with transistors coated with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microelectronic device provided with transistors coated with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microelectronic device provided with transistors coated with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2732594