Microcomputer with watchdog timer settings suppressing interrupt

Details Microcomputer with watchdog timer settings suppressing interrupt Microcomputer with watchdog timer settings suppressing interrupt

1997-08-25

1999-11-09

Cabeca, John W.

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

711103, 711168, 710262, 714 30, G06F 1208

Patent

active

059833300

ABSTRACT:
A microcomputer capable of solving a problem in that the load of software is heavy for setting a watchdog timer in a conventional microcomputer. It includes a switching circuit which supplies a central processing unit with the output of the watchdog timer as an interrupt signal unless a memory data write mode for writing data to a memory is not designated from the outside of the microcomputer, and which inhibits an overflow signal of the watchdog timer from being supplied to the central processing unit when the memory data write mode is designated from the outside of the microcomputer.

REFERENCES:
patent: 4382279 (1983-05-01), Ugon
patent: 5226151 (1993-07-01), Takida et al.
patent: 5408643 (1995-04-01), Katayose
patent: 5440603 (1995-08-01), Sugita
patent: 5541943 (1996-07-01), Niescier et al.
patent: 5594865 (1997-01-01), Saitoh
patent: 5619704 (1997-04-01), Yagi et al.
patent: 5864663 (1999-01-01), Stolan
patent: 5881295 (1999-03-01), Iwata

Affiliated with

Also associated with

Rating

Microcomputer with watchdog timer settings suppressing interrupt does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microcomputer with watchdog timer settings suppressing interrupt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer with watchdog timer settings suppressing interrupt will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1470354