Microcomputer with an improved DRAM-controller responsible for a

Details Microcomputer with an improved DRAM-controller responsible for a Microcomputer with an improved DRAM-controller responsible for a

1996-06-17

1998-11-10

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

365222, G06F 1216

Patent

active

058359370

ABSTRACT:
A microcomputer includes a CPU and a DRAM controller which is electrically connected to the CPU. The DRAM controller is also electrically connected to a DRAM for controlling the DRAM to execute dispersion CBR refresh operations in the normal mode. When the microcomputer is in a stand-by state, the DRAM controller so controls CAS and RAS control terminals of the DRAM as to have the DRAM enter into a CBR self-refresh mode. When the microcomputer receives an external bus hold demand during the stand-by state, the DRAM controller places the CAS and RAS control terminals of the DRAM into a high impedance state. When an external bus hold is released, the DRAM controller places the CAS and RAS control terminals of the DRAM into an inactive level to release at once the DRAM from the self-refresh mode and then place the DRAM into the self-refresh mode again.

REFERENCES:
patent: 5634106 (1997-05-01), Yaezawa

Affiliated with

Also associated with

Rating

Microcomputer with an improved DRAM-controller responsible for a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microcomputer with an improved DRAM-controller responsible for a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer with an improved DRAM-controller responsible for a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1529186