Microcomputer and method of setting operation of microcomputer

Details Microcomputer and method of setting operation of microcomputer Microcomputer and method of setting operation of microcomputer

2008-04-02

2011-11-01

Kindred, Alford W. (Department: 2181)

Electrical computers and digital processing systems: processing

Processing control

Branching

C711S202000, C711S103000, C713S100000

Reexamination Certificate

active

08051278

ABSTRACT:
Provided is a microcomputer having the improved flexibility in changing correspondences between exception causes and exception vectors. The microcomputer includes: a vector candidate output section capable of outputting a plurality of vector candidates; an address selecting section selecting, as an exception vector, one of the vector candidates according to an exception cause; an instruction execution section starting an exception processing routine by accessing a memory area specified by the exception vector; and a correspondence changing section changing the number of exception causes associated with at least one of address candidates included in the vector candidates.

REFERENCES:
patent: 5027273 (1991-06-01), Letwin
patent: 6079015 (2000-06-01), Harwood, III et al.
patent: 2005/0268069 (2005-12-01), Fujita et al.
patent: 2000-267864 (2000-09-01), None
patent: 2006-268282 (2006-10-01), None

Affiliated with

Also associated with

Rating

Microcomputer and method of setting operation of microcomputer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microcomputer and method of setting operation of microcomputer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer and method of setting operation of microcomputer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4267110