Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2008-01-31
2008-12-30
Monbleau, Davienne (Department: 2893)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S672000, C438S618000
Reexamination Certificate
active
07470620
ABSTRACT:
Embodiments of methods in accordance with the present invention provide three-dimensional carbon nanotube (CNT) integrated circuits comprising layers of arrays of CNT's separated by dielectric layers with conductive traces formed within the dielectric layers to electrically interconnect individual CNT's. The methods to fabricate three-dimensional carbon nanotube FET integrated circuits include the selective deposition of carbon nanotubes onto catalysts selectively formed on a conductive layer at the bottom of openings in a dielectric layer. The openings in the dielectric layer are formed using suitable techniques, such as, but not limited to, dielectric etching, and the formation of ring gate electrodes, including spacers, that provide openings for depositing self-aligned carbon nanotube semiconductor channels.
REFERENCES:
patent: 6159742 (2000-12-01), Lieber et al.
patent: 6183714 (2001-02-01), Smalley et al.
patent: 6645455 (2003-11-01), Margrave et al.
patent: 6652055 (2003-11-01), Oikawa
patent: 6652923 (2003-11-01), Uemura et al.
patent: 6683783 (2004-01-01), Smalley et al.
patent: 6689674 (2004-02-01), Zhang
patent: 6692717 (2004-02-01), Smalley et al.
patent: 6729923 (2004-05-01), Ahn et al.
patent: 6740910 (2004-05-01), Roesner
patent: 6759693 (2004-07-01), Vogeli et al.
patent: 6798000 (2004-09-01), Luyken
patent: 6821911 (2004-11-01), Lo
patent: 6852582 (2005-02-01), Wei
patent: 6855603 (2005-02-01), Choi
patent: 6858891 (2005-02-01), Farnworth et al.
patent: 6891227 (2005-05-01), Appenzeller et al.
patent: 7060356 (2006-06-01), Liu
patent: 7067328 (2006-06-01), Dubrow
patent: 7098151 (2006-08-01), Moriya
patent: 7105851 (2006-09-01), Dubin
patent: 7112493 (2006-09-01), Bertin
patent: 7112920 (2006-09-01), Yamamoto et al.
patent: 7161286 (2007-01-01), Liu
patent: 2002/0135026 (2002-09-01), Karasawa et al.
patent: 2003/0168683 (2003-09-01), Farnworth et al.
patent: 2005/0035786 (2005-02-01), Bertin
patent: 2005/0056828 (2005-03-01), Wada
Bohr Mark
Dubin Valery M.
Intel Corporation
Monbleau Davienne
Nguyen Dilinh P
Schwabe Williamson & Wyatt P.C.
LandOfFree
Microcircuit fabrication and interconnection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microcircuit fabrication and interconnection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcircuit fabrication and interconnection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4024196