Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2006-01-26
2008-12-09
Luu, Pho M. (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S234000, C365S215000, C365S064000, C716S030000, C700S028000, C327S185000, C331S051000, C377S098000
Reexamination Certificate
active
07463547
ABSTRACT:
A microcomputer includes a circuit block; a nonvolatile memory configured to store optimization data for optimization of an operation of the microcomputer; and an optimization circuit configured to read out memory optimization data as a part of the optimization data from the nonvolatile memory in synchronization with a first frequency clock signal as an first clock signal to optimize an operation of the nonvolatile memory, and then to read out circuit block optimization data as another part of the optimization data from the nonvolatile memory in synchronization with a second frequency clock signal as the first clock signal to optimize an operation of the circuit block. The frequency of the first frequency clock signal is lower than that of the second frequency clock signal.
REFERENCES:
patent: 5751655 (1998-05-01), Yamazaki et al.
patent: 6160755 (2000-12-01), Norman et al.
patent: 6226222 (2001-05-01), Park
patent: 6272067 (2001-08-01), Sun et al.
patent: 2003-178589 (2003-06-01), None
Etou Kimiharu
Isogai Hideo
Masumoto Takehiro
Nakatsu Shinichi
Nishizawa Kazuyuki
Luu Pho M.
NEC Electronics Corporation
Sughrue & Mion, PLLC
Wendler Eric
LandOfFree
Micro computer and method of optimizing microcomputer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Micro computer and method of optimizing microcomputer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Micro computer and method of optimizing microcomputer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4024697