Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2002-07-12
2003-11-18
Hudspeth, David (Department: 2651)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S158000
Reexamination Certificate
active
06651151
ABSTRACT:
BACKGROUND
1. Field of the Invention
The present invention relates in general to computer architecture and in particular to a method and system of organizing memory access.
2. Description of the Related Art
Video, graphics, communications and multimedia applications require high throughput processing power. As consumers increasingly demand these applications, microprocessors have been tailored to accelerate multimedia and communications applications.
Media extensions, such as the Intel MMX™ technology, introduced an architecture and instructions to enhance the performance of advanced media and communications applications, while preserving compatibility with existing software and operating systems. The new instructions operated in parallel on multiple data elements packed into 64-bit quantities. The instructions accelerated the performance of applications with computationally intensive algorithms that performed localized, reoccurring operations on small native data. These multimedia applications included: motion video, combined graphics with video, image processing, audio synthesis, speech synthesis and compression, telephony, video conferencing, and two and three-dimensional graphics applications.
Although parallel operations on data can accelerate overall system throughput, a problem occurs when memory is shared and communicated among processors. For example, suppose a processor performs data decompression of a video image. If a memory load or store occurs from an external agent or another processor while the data image is not complete, the external agent would receive incomplete or corrupt image data. Moreover, the situation becomes particularly acute, as many multimedia applications now require communications and data exchange between many external agents, such as external graphics processors.
Thus, what is needed is a method and system that allow computer architecture to perform computations in parallel, yet guarantee the integrity of a memory access or store.
SUMMARY
The load fencing process and system receives a load fencing instruction that separates memory load instructions into older loads and newer loads. A load buffer within the memory ordering unit is allocated to the instruction. The load instructions newer than the load fencing instruction are stalled. The older load instructions are gradually retired. When all older loads from the memory subsystem are retired, the load fencing instruction is dispatched.
REFERENCES:
patent: 5636374 (1997-06-01), Rodgers et al.
patent: 5675724 (1997-10-01), Beal et al.
patent: 5694574 (1997-12-01), Abramson et al.
patent: 5724536 (1998-03-01), Abramson et al.
patent: 5778245 (1998-07-01), Papworth et al.
patent: 5802575 (1998-09-01), Greenley et al.
patent: 5826109 (1998-10-01), Abramson et al.
patent: 5860126 (1999-01-01), Mittal
patent: 5881262 (1999-03-01), Abramson et al.
patent: 5898854 (1999-04-01), Abramson et al.
patent: 5903740 (1999-05-01), Walker et al.
patent: 6073210 (2000-06-01), Palanca et al.
patent: 6088771 (2000-07-01), Steely, Jr. et al.
patent: 6148394 (2000-11-01), Tung et al.
patent: 6189089 (2001-02-01), Walker et al.
patent: 6216215 (2001-04-01), Palanca et al.
patent: 6223258 (2001-04-01), Palanca et al.
patent: 6233657 (2001-05-01), Ramagopal et al.
patent: 6266767 (2001-07-01), Feiste et al.
patent: 6546462 (2003-04-01), Palanca et al.
Fischer Stephen A.
Maiyuran Subramaniam
Palanca Salvador
Qawami Shekoufeh
Blakely , Sokoloff, Taylor & Zafman LLP
Hudspeth David
Intel Corporation
Tzeng Fred F.
LandOfFree
MFENCE and LFENCE micro-architectural implementation method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MFENCE and LFENCE micro-architectural implementation method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MFENCE and LFENCE micro-architectural implementation method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3142723